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1.1 MODELING PROCESS 
Modeling is a process of accurately representing the behavior of a device to be used in a circuit 
simulator. Designers need these reliable and accurate models for circuit development. With the 
growth of CMOS technology, MOSFET modeling has taken a centre stage and the accurate 
modeling of MOS transistor channel capacitance has been an ongoing effort. First, Meyer’s [1.1] 
reciprocal gate-capacitive model, then Ward’s [1.2] charge-based, non-reciprocal capacitance 
model have been used. Many papers have also been written on the comparison of these models. 
Some [1.3-1.6] claim that Meyer’s model fails due to charge non-conservation which justifies the 
usage of charge-based models while others claim [1.7-1.9] that the charge non-conservation is 
mainly due to the faulty mathematical modeling of the simulation software. As pointed out by 
Fossum [1.10], it is not clear whether we have explored all other possibilities. We may be able to 
achieve a better result with a different channel partition or may be with no partition at all. Recent 
papers on field-dependent mobility [1.33] and laterally asymmetrical doping [1.34] have now 
shown inconsistencies in Ward’s model, which artificially partitions the channel charge into the 
source and the drain components. Many ideas have also been suggested for estimation of energy 
and power taking into consideration the input slew dependency [1.11], propagation delay [1.12], 
short circuit power [1.13] and supply current measurements [1.14-1.16]. 
 
One of the most popular and widely adapted, Berkeley Short-Channel IGFET (BSIM) Capacitive 
Model [1.17, 1.18] has tried to include many of the above mentioned modeling techniques to 
estimate the behavior of Insulated Gate Field Effect Transistors (IGFET). However, the BSIM 
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capacitive model fails to include the first order trans-capacitive currents due to the charge 
redistribution in the channel that causes the actual output waveform and the delay to deviate from 
the BSIM stimulation results [1.19]. In reality, the MOS device is a highly nonlinear four terminal 
device and modeling it as a simple energy storage device leaves a lot to be desired. When the 
inversion layer is formed, the I-R drop from the resistive components and charge redistribution 
current causes power dissipation in the channel. This makes the  assumption that the capacitive 
model does not contribute any net power dissipation in the channel inconsistent for use in energy 
prediction. 
 
If the BSIM model is not consistent, one may ask as why it is still being used? The reason is: the 
BSIM quasi-static models are analog friendly, continuous and have good I-V characteristic. These 
I-V models are derived from the channel charge that is calculated correctly to the first order. 
Power is also derived from the channel charge. The problem, however, is that the power is 
derived only to zero order. In other words, the BSIM capacitive model calculates static power 
dissipation, which is nothing but the multiplication of zero order current and steady state voltage. 
Though the BSIM capacitive model includes first order corrections in dynamic power calculation, 
it leaves out some important terms. We can think the process of dynamic power calculation of the 
BSIM model as being nothing but an easy way of calculating the zero order power by using the 
change in the energy of the capacitors during charging and discharging. The BSIM capacitive 
model assumes that the first order terms are the energy storage terms (like capacitors and 
inductors) that do not dissipate energy, which in reality is not the case. Hence it is not appropriate 
to look at the change in the energy of the capacitors in the channel as there is no energy function 
for the channel. It causes an error and gives a different number for power from the supply power 
than the dissipated power from all the devices, clearly a violation of energy conservation 
principles. This effect is pointed out in Fig. 1.1 which is a plot of switching frequency and the 
energy imbalance for different width ratios of transistors in a inverter. As seen, for higher 
switching frequencies (small rise/fall times) the energy imbalance is more pronounced. 
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In reality, it is very difficult to estimate the usefulness of SPICE simulation in the power estimation 
of a real circuit. In digital applications, it is well known that the glitches can contribute half the 
power, and how accurately we can predict the power spike depends on how accurately we can 
predict the glitches. Therefore, it did not make a whole lot of difference, as SPICE was not 
predicting the power accurately anyway. Even if it were able to predict the power, it is not 
possible to extrapolate to a real circuit with glitches that are not exactly the same as SPICE 
calculated. However, in the world of Pentiums [1.20], Core Duos [1.21] and Quanti-Speed 
Architecture processors [1.22], where the gates are switching around 300 billion times a second 
[1.23], it becomes essential to calculate the higher order transients to accurately predict the 
device power and switching dynamics. 
 
 
Figure 1.1: Energy Imbalance 
 
It should also be pointed out that scholars working in the MOS device-modeling are aware of the 
transport current components flowing in the channel.  Many papers [1.24 -1.27] and chapters 
[1.28-1.30] have been written about the charging and transport current components. However, all 
of them assume that it is not possible to separate the dissipative and energy storage components 
and have come up with many theories and models to envision the transient effects. One of the 




















suggests the difference between non-reciprocal capacitive elements to be responsible for these 
transport currents. This however has some drawbacks. First, if these were the total trans-
capacitive currents, its product with the drain to source voltage should have been the total 
dissipative power, which is not the case. Second, Lim-Fossum used Ward’s charge partition 
model to find the source and drain charge components, which makes their model dependent on 
the accuracy of the charge partition. 
 
1.2 SCOPE  
The object of the research is to realize the inconsistency in the current MOSFET modeling and 
develop efficient models for accurate intrinsic capacitance and power dissipation estimation. An 
ideal model would be to consider all non linear effects and solve a complete non-linear differential 
equation for the channel in three dimensions. In that case, we see a packet of charge traveling 
down the channel as a function of time. Although such models are valuable, from the simulation 
perspective, the process is ineffective as the simulation times are very long. To be 
computationally efficient, we need compact models that describe the electrical behavior 
analytically and are able to represent the non-linear channel in a reasonable time without 
sacrificing modeling accuracy. Furthermore, the fast scaling of frequency for semiconductor 
integrated circuits that was seen in the last few decades has been saturating. One of the reasons 
is the increase in power dissipation. Power limits the scaling. The high power dissipation due to 
small device geometry has thrown off course the roadmap of future development of 
semiconductor technologies. When the devices are switching rapidly, the power dissipation per 
unit area goes up causing excessive heating. Unless a sophisticated cooling system is 
implemented, the device may no longer be operational. The reality is: we have reached a power 
limited scaling regime. Scaling now is no longer determined by the device size, but by how much 
power the chip can dissipate at a particular working frequency. However, the lack of suitable 
device models to measure this power dissipation has provided a plethora of research avenues. 
The conventional MOSFET models have some inherent issues and are not consistent for power 
and energy prediction as they:  
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• Fail to include the first order power dissipation due to channel charge redistribution 
• Give a net non-zero power in the channel that has no physical basis from the terms that 
should be conserved 
This makes the MOSFET modeling very important going forward into the nanometer regime. 
Given that the accuracy of the simulation depends on the physical representation of the device, it 
is very important that we have a reliable mathematical model that is able to represent the device 
behavior. Designers need these accurate models for circuit development. 
 
1.3 OUTLINE  
The outline of the dissertation is as follows: 
 
Chapter 2 describes the conventional MOSFET models used in transient analysis and computer 
simulation. The analysis of these models gives a general overview and a good background on 
device modeling. Some of these models are still being used for device simulation. The Meyer’s 
model, Ward’s charge partition model, Mehmet model and Trans-capacitance models and its 
effectiveness are considered. Some of the advantages and the shortcomings are also discussed.  
 
Chapter 3 describes a one dimensional MOSFET current model with current continuity equations. 
These equations have been used to compute the channel currents and channel charges as well 
as currents at the source and the drain terminals for a charge conserving, quasi-static, channel 
capacitance model. The calculation of channel currents without charge partition allows the 
computation of the instantaneous channel power, which further helps in separating the dissipating 
and energy conserving current components.  
 
Chapter 4 describes the details of power estimation. Zero and the first order instantaneous power 
is computed by integrating the power density over the entire channel. This leads to the derivation 
of closed-form analytical expressions for the conserved and dissipative current components from 
the first order drain and source currents. The energy function calculations from the first order 
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conserved power components are also shown. 
 
Chapter 5 describes the derivation of capacitances from the first order drain (id1) and source (is1) 
current components. These capacitances are then separated into conserved and dissipative 
components. An improved equivalent circuit is also developed by following the method used by 
Lim-Fossum. 
 
The results are verified using the BSIM Capacitive and Lim-Fossum fully depleted SOI models for 
currents and charges in chapter 6. Even though these models used a charge partition instead of 
solving exactly as we have, all models predict the same source and drain currents, and hence the 
same terminal capacitances. However, we are able to separate out these capacitances into 
conserved and dissipative components.  
 
Chapter 7 describes the inconsistencies of the BSIM capacitive model for energy and power 
prediction. We have shown that the dependence of the BSIM bulk charge parameter on the 
source potential causes extra power dissipation in the channel that has no physical basis. This 
leads to an inconsistent power model where energy supplied from the gate does not balance out 




II. LITERATURE REVIEW 
 
This chapter describes some of the MOS models that have been used in circuit simulators to 
analyze the transient response. Historically, MOS devices have been modeled with capacitor and 
over the last few decades, many such capacitive models have been proposed to effectively 
represent the charges at the four terminals of a FET device. The problem however is the difficulty 
in representing the terminal charges by a single model. This is because; MOS transistors not only 
conduct current in a steady state but also conduct when the terminal voltages are varying. The 
time dependence of currents and voltages of a MOSFET makes representation using steady 
state (DC) conditions insufficient. A solution is possible by superimposing zero order steady state 
DC (I-V) representation over a capacitance (C-V) model to characterize the transients as 
( ) ( ) ( , )0 1
dvI t I v i vc c dt
= +   
where 0 ( )cI v  is the steady state (DC) current and depends only on the instantaneous terminal 
voltages. ( )1i tc is the transient transport component and is zero under steady state conditions. 
For simulation purposes, the capacitance (C-V) model is developed by expanding the transient 
current as 
( )1
dq dvi t cc dt dt
= =  
In the subsequent sections, some of these models have been discussed in chronological order of 
the history of device modeling.  
 ~8~
2.1 MEYER’S MODEL 
 
In 1971, Meyer [2.1] proposed the first large signal model for MOS transistors in terms of physical 
device parameters.  
 
Figure 2.1: Meyer Capacitance Model 
 
The model represents the charge storing property of MOS transistors using three nonlinear 
voltage dependent capacitors, as shown in Fig. [2.1]. These capacitors are defined in terms of the 
total gate charge Qg. Meyer’s model is a simple charge conservation model as it restricts the sum 
of the gate charge Qg and channel charges Qc o be zero, and is based on the following five 
assumptions. 
• The total gate charge Qg is a function of the terminal voltage under steady state 
conditions. 















   (2.1) 
C C C Cgg gs gd gb= + +  
Where vgs, vgd and vgb are the gate to source, gate to drain and gate to bulk voltages. 
• The drain to bulk, source to bulk and drain to source capacitances are assumed to be 
zero.  
0C C Cds db sb= = =  
0C C Csd bd bs= = =   
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• It is assumed that the capacitance matrix is symmetrical, which is necessary to conserve 
energy. 
C Cgd dg=   C Cgs sg=   C Cgb bg=  
• The total source, drain and bulk capacitances are calculated as: 
C C C Cdd ds dg db= + +  
C C C Css sg sd sb= + +  
C C C Cbb bs bd bg= + +  














⎢ ⎥−⎢ ⎥⎣ ⎦
 
To calculate the total gate charge ( Qg ), a gradual channel approximation is used. The charge 
per unit area at any position x along the channel is given in by  
( ) ( ( ))Q x C V V V xox gb t= − −  
 
Figure 2.2:  Channel Current Calculation 
 
 
where Vgb  is the gate voltage, Vt is the threshold voltage, ( )V x is the potential at position x along 
the channel, and Cox is the gate oxide capacitance per unit area . The steady state drain current  
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0Ic is found using 
( )( )0
dV xI WQ xc dx
μ=  
where W is the channel width and μ  is the mobility. Integrating from source (x=0) to drain (x=L); 
2 2( )0 2
WI C V Vc ox gs gdL
μ= −   (2.2) 
where L is the channel length. Gate charge is given by  
3 3( ) ( )2
2 2 2 23 ( ) ( ) ( ) ( )
V V V Vgd t gs tQ WLCg ox V V V V V V V Vgd t gs t gd t gs t
⎡ ⎤− −⎢ ⎥
= −⎢ ⎥
− − − − − −⎢ ⎥
⎣ ⎦
  (2.3) 
Using (2.1) and (2.2), capacitances are calculated as 
2( )2 1
23 ( )
V Vgd tC WLCgs ox V V V Vgs t gd t
⎡ ⎤−⎢ ⎥
= −⎢ ⎥
− + −⎢ ⎥
⎣ ⎦
  (2.4) 
2( )2 1
23 ( )
V Vgs tC WLCgd ox V V V Vgs t gd t
⎡ ⎤−⎢ ⎥
= −⎢ ⎥
− + −⎢ ⎥
⎣ ⎦
 (2.5) 
0Cgb =  
Finally, current through each capacitor is computed as 
dVgsI Cgs gs dt
=  
dVgdI Cgd gd dt
=   
dVgbI Cgb gb dt
=  
Fig. 2.4 shows the current representation of Meyer’s model. Currents I1 and I2 in the channel are 
assumed to be bidirectional, one being dependent on gate-to-source and other being dependent 




Figure 2.3: Current Representation in Meyer's model 
 
The major drawback of Meyer’s model is the exclusion of the source to bulk and drain to bulk 
capacitances resulting from substrate charges. 
 
2.2 CHARGE BASED MODELS 
 
Ward [2.2-2.4] claimed that Meyer’s model failed the charge conservation test for circuits that 
required charge storage. They identified the presence of nonlinear reciprocal capacitances and 
exclusion of the source to bulk and drain to bulk capacitances as being the source of charge non-
conservation in the circuit simulation. They based their findings using current equation 
( ) ( )
dVgsi t C v
dt
=  (2.6) 
Here the capacitance term is dependent on the terminal voltages of the source, drain and the 
gate and has been evaluated at some appropriate voltage i.e. C(v) is not defined as a time 
dependent variable and can follow any path and as a result may lead to some arbitrary charge 
value. The best possible solution with average value of capacitor taken at two time intervals may 
also lead to an incomplete charge prediction. Integrating from the present time point t0 to the next 
time point t1, equation (2.6) can be written as 
( )1 1( ) ( )( )0 0
t v t
i t dt C v dvt v t=∫ ∫   (2.7) 
If C(v) is considered a constant, equation (2.7) reduces to 
1 ( ) ( )[ ( ) ( )]1 00
t
i t dt C v V t V tt = −∫  (2.8) 
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The capacitance value for ( )C v that’s been used here is computed at time t0. Ward assumes this 
being the reason for charge pumping, as there may be some residual charge at time t0. He 
suggests that even if the capacitive values are calculated at time t1 or smaller time steps, it will 
not guarantee charge conservation. To overcome the assumed charge neutrality limitations, he 
suggested the charge-partition model [2.2].  
 
The charge-partition model is based on the fixed charge distribution in the MOSFET terminals.  
The model tries to split the total channel charge Qc into source (Qs) and drain (Qd) charges rather 
than splitting the total distributed capacitance into reciprocal gate-to-source and gate-to-drain 
capacitances. The current is then computed as the derivative of charge as 
 
dt
tdQti )()( =   
 Using similar integration approach as equation (2.7) 
 1 ( ) ( ) ( )1 00
t
i t dt Q t Q tt = −∫  (2.9) 
Though ( )0Q t and ( )1Q t are complex functions of time, it can be obtained at any time by terminal 
voltage at that instant. 
 
Figure 2.4: Channel Charge Approximation using Ward's model 
 
The emphasis of the charge model was the use of charge as a state variable for the computation 
of charge at the MOSFET terminals. Ward was also able to put in perspective a current continuity 





 with the boundary conditions on V(y) as (0)V Vs=  and ( )V L Vd=  
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to calculate the source and drain charges together with the source and drain currents, and the 
transport current. Using the current continuity equation, the current at any point y on the channel 
is evaluated as 
( , )( , ) ( )
0
y Q y tI y t I t W dys t
∂
− = − ∫
∂
 (2.10) 
where ( ) (0, )I t I ts = is the source current, and L is the length of the channel. Considering only drift 
current for ( , )I y t and solving for ( )I ts , equation (2.10) reduces to two current components 




 and (2.11) 
( , )( ) ( , ) ( , ) (1 ) ( , )
0 0
L LW V y t d yI t y t Q y t dy W Q y t dys L y dt L
μ
⎡ ⎤∂
= − + −⎢ ⎥∫ ∫
∂ ⎢ ⎥⎣ ⎦
 (2.12) 
Substituting y=L to obtain the drain current  
( , )( ) ( , ) ( , ) ( ) ( , )
0 0
L LW V y t d yI t y t Q y t dy W Q y t dyd L y dt L
μ
⎡ ⎤∂
= − + ⎢ ⎥∫ ∫
∂ ⎢ ⎥⎣ ⎦
 (2.13) 
Since the drain and source current can be assumed to have transport and charge components, 
they can be represent using  
( )
( ) ( )
dQ tsI t I ts T dt
= − +  (2.14) 
( )
( ) ( )
dQ tdI t I td T dt
= +  (2.15) 
From equations (2.13) (2.14) and (2.15), 
(1 )
0
L yQ W Qdys L
= −∫   (2.16) 
( )
0
L yQ W Qdyd L
= ∫  (2.17) 
Many modifications have been made since Ward proposed the original charge model in 1981. 
Almost all these models consider “charge” as a state variable and use non-reciprocal capacitors. 
Some models have partitioned the channel charge into drain and source components in the ratio 
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of 40/60 while others use a 50/50 model. However, none of these models addresses the actual 
cause of charge non-conservation. Yang, Berton and Chatterjee [2.5], while investigating the 
charge conservation problem, observed that the non-conservation of charge in circuit simulator 
SPICE is due to the integration problem independent of device physics. They think the error is 
due to the choice of voltage as a state variable for simulation, and also due to the nonlinearities in 
the MOS capacitances and its dependence on four different terminal voltages.  
 
Sakallah, Yen and Greenberg [2.6] also support the view that the charge non-conservation in the 
Meyer capacitance model has nothing to do with the device physics or a faulty capacitive model, 
“rather by the mathematical error of characterizing a multidimensional function by an incomplete 
subset of its partial derivatives.” They conclude that the charge non-conservation can be 
eliminated if circuit simulators are given non trivial models. They also followed modeling using 
Ward’s approach and proceeded by splitting total channel charge into source and drain instead of 
splitting total distributed capacitance between the gate and the channel into reciprocal gate-to-
source and gate-to-drain capacitances. As mentioned earlier, the charge splitting techniques 
have been revised many a time, and have been classified into two groups with respect to the bulk 
charges included in the model [2.7] for efficient MOSFET modeling. They are 
I. Depletion Charge Model (DSM) 
II. Simplified Charge Model (SCM) 
In DCM, bulk charge is considered to be proportional to the square root of a voltage, while SCM 
is a more simplified DCM model, with slight compromise in bulk to drain and bulk to source 
capacitances.  
 
Although charge-based models provided an alternate way to model MOSFET’s, it was still not 
able to explain the charge non-conservation of the Meyer capacitance model. Roots and Hughes 
[2.8] in 1988 and Snider [2.9] in 1995 suggested a trans-capacitance model, which came close in 
identifying the conservation problem. 
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2.3 TRANS-CAPACITIVE MODEL 
 
Roots and Hughes [2.8] in 1988 and later Snider [2.9] was able to explain the charge non-
conservation of the Meyer capacitance model using the concept of trans-capacitance. According 
to them, a capacitive gate to source MOS elements that depends on both gate to source and gate 
to drain voltages would transport a non-zero charge. They predicted the violation of charge 
conservation due to the omission of recharging effect of capacitances and tried to compensate 
the charge by adding an extra element in the circuit and called it a trans-capacitance element. 
Their model concluded that: 
1. Current equation 
dt
dVCI =  alone does not account for all the currents in MOS transistors 
as capacitances are controlled by more than one source.  
2. These capacitances appear to dissipate energy if trans-capacitance terms are ignored. 
 
Figure 2.5: Trans-capacitance Approximation 
 
2.4 MEHMET MODEL   
 
In 1989, Mehmet A. Cirit [2.10] was able to show the root cause of charge non-conservation in 
the gate-capacitance model proposed by Meyer. He points out that the “Meyer model is a first-
order inaccurate approximation to MOS capacitances.” Since the MOS capacitance is dependent 
on several variables, faults in the modeling of such an element causes the SPICE simulator to 
neglect non-linear first order capacitive terms.  
Considering the gate to source transient current equation 
i C vgs gs t gs= ∂  
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its partial derivative gives 
V Vi C Cgs gsgs gs gsδ δ
• •
= + .         (2.20) 
Since gate capacitance is dependent on gate to source, gate to drain and gate to bulk voltages, 
including these effects, equation (2.20) can be modified as 
C C Cgs gs gsV V V Vi C V Vgd Vgs gs gs gsgs gs gs gbV V Vgs gd gb
δ δ δ
δ δ δ δ δ
δ δ δ
• • • •
= + + +    (2.21) 
If α is 1/h, where h is the time interval, and voltage varies by an amount ,Vδ the corresponding 
change in its time derivative V
•
can be estimated as VV αδδ =
•
. Substituting these values in 
equation (2.21), equation (2.21) can be rewritten as 
C C Cgs gs gsV V Vi C V V Vgd Vgs gs gsgs gs gs gbV V Vgs gd gb
δ δ δ
δ αδ δ δ δ
δ δ δ
• • •
= + + +    (2.22) 
Similarly, gate to drain and gate to substrate current can be written as 
C C Cgd gd gdV V Vi C V V Vgd Vgd gd gdgd gd gs gbV V Vgs gd gb
δ δ δ
δ αδ δ δ δ
δ δ δ
• • •
= + + +    (2.23) 
C C Cgb gb gbV V Vi C V V Vgd Vgb gb gbgb gb gs gbV V Vgs gd gb
δ δ δ
δ αδ δ δ δ
δ δ δ
• • •
= + + +    (2.24) 
The first term in (2.22-2.24) is frequency dependent, while rests of the terms are due to non-linear 
capacitances and look like resistors in the channel. As circuit simulators only considered the 
frequency dependent terms for circuit evaluation, Mehmet assumed that this incomplete 
representation was the root cause of charge pumping in circuit simulators, and proposed a model 
to include ignored non-linear terms that caused an extra charge in the channel. 
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Figure 2.6: Small Signal Representation of Mehmet Model 
 




































=     (2.27) 
Mehmet used this model in the circuit simulator Lspice and observed the charge conservation. He 
concluded that the Meyer gate capacitance model can be made to conserve charge by 
considering all first order terms. He also pointed out that the substrate charges might be easily 
included in the Meyer capacitance model to simulate the MOS devices more accurately. 
 
It should be noted that in any MOSFET model, charge or capacitance, the charge neutrality 
condition is built into the derivation [2.11] and may seem unreasonable to come up with a charge 
non-conservation problem. Whichever modeling techniques are used, the main goal is to come 
up with an analytical description of MOS device behavior with emphasis on equations that are 





III. FIRST ORDER QUASI-STATIC CHANNEL CAPACITANCE MODEL 
 
This chapter describes the mathematical equations used to analyze the MOS transistor for the 
research work. The current continuity equations are presented without the channel charge 
partition to compute the steady state and dynamic current components. These currents then 
become the basis for I-V and C-V models to be used in the circuit simulators.  
 
3.1 STEADY STATE OPERATION  
In the steady state, the gate and substrate are assumed to have no direct conductive path to the 
channel. Leakage through the gate oxide as well as recombination current between the substrate 
and the channel are neglected. 
 
Figure 3.1: BULK and SOI CMOS Structures 
 
It is very important that the body charges are properly modeled [3.1, 3.2, 3.3] and its effects are 
included for steady state and the transient simulations. These effects cause an uneven 
distribution of channel charge between the source and the drain regions, and the regions in 
between, which in turn causes uneven distribution of the gate and substrate charges. To model 
all these skewed distributions, it will be convenient to describe the charges by its density per unit 
length. Considering only the intrinsic part of the MOS transistor, which is responsible for all the 
transistor action, the zero order charge per unit length at the terminals can be written as 
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( , ) ,0q f v v where j g cjb gb cb= =   (3.1) 
In terms of drift current, current flow in the device can be seen due to the transport of electrons 
from the source to the drain terminal. Taking steady state values, 
 
0I Ic D=  (3.2) 
I IS D= −  (3.3) 
0IG =  (3.4) 
0IB =  (3.5) 
where Ic0 is the steady state channel current, which becomes ID at the drain end and –IS at the 
source end. The steady state gate IG and substrate currents IB are zero as the transistors are 
assumed to be leakage free.  These terminal currents can be expressed as some function of 
terminal voltages and can be written as 
( , , , )0I f v v v vc D G S B=  (3.6) 
 
3.2 QUASI-STATIC OPERATION  
Equation (3.4) was calculated with the assumption that the terminal voltages were steady. In a 
real circuit, transistors operate under dynamic conditions where terminal voltages are varying. To 
calculate the charge under such conditions, quasi-static operations are assumed. The voltages 
are allowed to vary slowly in quasi-static operation. Though the gate, substrate and the channel 
charges are still the functions of instantaneous voltages and can be represented using equation 
(3.1), however, the currents can not be predicted using equation (3.6). With similar assumption of 
leakage free gate oxide and negligible recombination current, the first order gate (ig1) and 
substrate (ib1) currents are no longer zero. They are given at any location x along the channel by 
the gate (qg) and bulk (qb) charge densities as: 
( , ) ( , )di x t q x tg gdt
=     (3.7) 
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( , ) ( , )di x t q x tb bdt
=  (3.8) 
In the quasi-static operation, even though the charge distribution in the channel remains the 
same, there exists a conducting path between the source and the drain terminals. Charge enters 
from the source terminal and leaves the drain terminal, which makes channel partition schemes 
misleading to understand the device physics. It is also challenging to represent the channel 
charge and compute the first order source (is1) and drain (id1) terminal currents due to two 
reasons: 
• It is unrealistic to consider the charges in the channel as being partitioned between 
source and drain and 
• Charge redistribution causes extra dissipation in the channel. 
 The unrealistic partition can be resolved by solving for the total charge in the channel instead of 
separating it into source and drain charges.  
 
Fig. 3.2 shows a voltage, charge magnitude and current waveforms. The current waveforms show 
a pair of first order components together with a steady state DC component.  The origin of these 
first order components not predicted by DC operation can be explained using a test quasi-static 
voltage at the gate terminal. 
 
Figure 3.2: Voltage, Charge and Current Waveforms 
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A rising input at the gate terminal from time t0 to t1 causes the first order currents. Compared to 
first order drain current (id1), first order source current (is1) is more in this interval as more 
electrons are pumped from the source terminal and fewer electrons are removed from the drain. 
Between the intervals t1 to t2, current settles into a steady state value of Ic0. On the other hand, for 
a falling waveform between the interval t2 to t3, first order drain current becomes more than the 
first order source current as more electrons are sucked out from the drain terminal. These 
transients that show up during the switching are also responsible for the channel charge 
redistribution, which in turn also contributes to power dissipation. To properly analyze the MOS 
transistors and develop C-V models to be used in circuit simulators, we then need to consider 
these first order currents together with the steady state values. As mentioned above, the charge 
redistribution also contributes to the power dissipation, which suggests the presence of first order 
dissipative and conserved components. We have been able to identify and separate out these 
components. This is explained in detail in chapter 4 with derivations.  
 
3.3 MODELING EQUATIONS 
In order to obtain an analytical solution, the current flow is considered in one dimension parallel to 
the surface of the device. The equations for both Bulk and SOI processes are developed with 
some assumptions. The body charge is assumed to have square root dependence for the Bulk 
process, while the charge expressions for SOI MOSFET assumes that the region under the 
channel is completely depleted of mobile charges. These simplified assumptions helps us to 
make use of a linear relationship between the body and the surface potential to compute the 
energy function without partitioning the channel charge. The linear body-surface relation also 
provides a simplified charge model and terminal currents. It should be noted that solving the 
model involves complicated algebraic calculations that are practically impossible without modern 




Fig. 3.3 shows NMOS BULK and SOI transistors. The charge per unit length ( qc ) at a position x 
along the channel is given by 
 ( ) ( ( ) ( ) / )q x c v v v x q x cc ox gb fb cb b oxφ= − − − − +
     (3.9) 
Similarly, the bulk charge (back gate) per unit length ( qb ) at x can be written as 
( ( )),1 2
( )
( ( 1) ( ( ) )),1
c k k v x SOIox cb
q xb c k v Abulk v x v BULKox sb cb sbφ
− +⎧⎪= ⎨
− + + − −⎪⎩
    (3.10) 
where v fb , vgb  and vcb  are flat band, gate and channel voltages with respect to the body. 
Abulk [3.13] is the bulk charge coefficient, 1k  and 2k  are body effect coefficients. 
( / )c w c Aox ox= is the oxide capacitance per unit length and w is the channel width. The bulk 
charge is approximated using first two terms of Taylor’s expansion around the source terminal vsb
. The linear dependence of back gate for a fully depleted SOI MOSFET is included in the k1 term. 
Charge conservation is insured by defining the gate charge per unit length gq as 
( )q q qg b c= − +           (3.11) 
It will be convenient to define the channel charge per unit length at the source (x=0) qs and the 
drain (x=L) qd and their time derivatives as 
q c vs ox gst= − and         (3.12) 
Figure 3.3: Four terminal (a) BULK NMOSFET and (b) SOI NMOSFET Structure 
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d dq c vs ox gstdt dt
= −           (3.13) 
where v v v vgst gb t sb= − −         (3.14) 
In equation (3.14), vt  is the threshold voltage. The body effect parameters are included by 




v k v SOIt sb
v vt sb v k v BULKt sbφ φ
+⎧⎪= ⎨
+ + −⎪⎩
  (3.15) 










        (3.16) 
At the drain end, 
q c vd ox gdt= −  and         (3.17) 
d dq c vd ox gdtdt dt
= −   where        (3.18) 
(1 ) ( ),2
( )
( ),
v v v k v v SOIgb t sb db sb
v xgdt v v v Abulk v v BULKgb t sb db sb
− − − + −⎧
⎪= ⎨ − − − −⎪⎩
     (3.19) 
It is assumed that positive current flows into the drain and velocity saturation effects are 
neglected. The derivative of Abulk  with vsb  is assumed to be negligible. These assumptions are 
necessary for energy conservation [3.7] and simplified capacitance equations [3.8]. Even though 
the equations are simplified, accuracy is not significantly compromised [3.8]. The results are 
expected to be accurate for a substrate referenced system [3.9]. Drift current at a distance x 
along the channel can be written as 
( , ) ( , ) ( )di x t q x t v xc c cbdx
μ=         (3.20) 
Charge conservation is assured using the continuity equation 
 ( , ) ( , )d di x t q x tc cdx dt
= −          (3.21) 
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where 0 1q q qc c c= +   
In equation (3.21), 0qc  is a function of terminal voltages and 1qc  is a function of first order time 
derivatives of terminal voltages. Using (3.20) in (3.21) gives 
[ ( , ) ( )] ( , )d d dq x t v x q x tc cb cdx dx dt
μ = −        (3.22) 
Taking the spatial derivatives of charge per unit length as a function of potential along the 
channel, equation (3.9) and (3.10) reduces to 
(1 ),2( , ) ( ); ;
,
k SOId dq x t C v x C c K Kc c cb c oxdx dx Abulk BULK
+⎧⎪= = = ⎨
⎪⎩
    (3.23) 
Substituting ( )d v xcbdx
 in (3.22) and rearranging terms gives 
[ ( , ) ( , )] ( , )
Cd d dcq x t q x t q x tc c cdx dx dtμ
= −        (3.24) 
Equation (3.24) can be solved iteratively to compute the current and the charge in the channel. In 
terms of the steady state (zero order) charge per unit length at any position x along the channel, 
equation (3.24) reduces to 
( ) 00 0
d dq qc cdx dx
=          (3.25) 
Performing integration from source(x=0) to drain (x=L), zero order charge along the channel 
becomes 
2 2( (1 / ) /0q q x L q x Lc s d= − − +         (3.26) 
and the steady state drift current component simplifies to 
0 0 0
dI q qc cC dxc
μ
=          (3.27) 
Equation (3.27) gives the usual equation for static current neglecting velocity saturation, which is 
shown in Table 1. The first order current and charge can be found by keeping terms of first order 
in time derivatives in equation (3.24)  
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( )0 1 1 0 0
Cd d d dcq q q q qc c c c cdx dx dx dtμ
+ = −        (3.28) 
Rearranging the terms, equation for the first order channel charge simplifies to 
1 ( ( [ ] ) ) 1 01 0
0
C dcq q x dx dx c x cc cq dtcμ
= − + +∫ ∫       (3.29) 
and the first order channel current reduces to  
( )1 0 1 1 0
d di q q q qc c c c cC dx dxc
μ
= +         (3.30) 
Finally, equation (3.30) can be solved to compute the first order channel current at the source is1 = 
ic1 (x=0) and the drain id1 =- is1  (x=L) ends in all regions of operation. We have assumed pinch-off 
saturation which occurs when 0qd = . The drain voltage at saturation can now be estimated by 
setting ( ) 0v xgdt = to get 
vgstvds K
≥ as a boundary between the linear and the saturation regions. 
In the cut-off, it is assumed that the channel current is zero, which is made possible by setting 
both the charge densities dq and sq  to zero. Table 1 summarizes the charge and current in all 
regions of operations. These results obtained without partitioning the channel charge are in 
agreement with Lim-Fossum [3.10] and the BSIM capacitive model [3.11, 3.12] which were 
obtained using Ward’s [3.2] partition. Therefore, we have verified that Ward’s partition is correct 
when the voltage dependence of Abulk is ignored. 
 
Table 3.1: NMOS Zero and First Order Charges and Currents 
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IV. MOSFET POWER 
 
This chapter discusses the origin of MOS transistor leakage and describes the power 
computation techniques for conserved and dissipative components without the channel charge 
partition. The existence of an energy function is also validated. The conserved and dissipative 
power components then become the basis of conserved and dissipative current components in 
chapter 5.  
 
The fast scaling of operation frequency for semiconductor integrated circuits that was seen in the 
last few decades cannot continue. One of the reasons is the increase in power dissipation. Power 
limits the scaling. The high power dissipation due to small device geometry has thrown off course 
the roadmap of future development of semiconductor technologies as predicted in the 
International Technology Roadmap for Semiconductors [4.1].  
 
 
When the devices are switching rapidly, the power dissipation per unit area goes up causing 
excessive heating. Unless a sophisticated and expensive cooling system is implemented, the 
device may no longer be operational. The reality is: we have reached a power limited scaling 
regime. Scaling now is no longer determined by the device size, but by how much power the chip 
can dissipate at a particular working frequency. However, the lack of suitable device models to 
measure this power dissipation has provided a plethora of research avenues. The conventional 
MOSFET models have some inherent issues and are not consistent for power and energy 
prediction as they:  
• Fail to include the first order power dissipation due to channel charge redistribution, 
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• Give a net non-zero power in the channel that has no physical basis from the terms that 
should be conserved. 
This makes the MOSFET modeling very important going forward into the nanometer regime for 
low power design techniques and power-aware architectures [4.3]. Given that the accuracy of the 
simulation depends on the physical representation of the device, it is very important that we have 
a reliable mathematical model that is able to represent the device behavior. Designers need 
these accurate models for circuit development. 
 
4.1 SOURCES OF POWER DISSIPATION 
There are three sources of power dissipation in the MOS transistor [4.3-4.6]. The first source of 
power dissipation is due to the transistor switching that is related to the charging and discharging 
of the external load capacitors. The second source is from the short-circuit power due to the 
current flow from the supply to the ground. These two dissipations are related to the transitions at 
the gate [4.7]. The third source is the leakage power. Transistor scaling has reduced the 
threshold voltage and increased the gate leakage resulting in higher static power. Fig. 4.1 shows 
all these leakage sources that are taking up the power budget. Some of these sources have 
dominant effects on the transistor performance in the nano-meter regime [4.7, 4.8]. 
 
 





I1 PN junctions reverse bias current 
I2 Subthreshold leakage 
I3 Drain Induced barrier lowering 
I4 Gate-Induced drain leakage 
I5 Punchthrough 
I6  Narrow width effect 
I7 Gate oxide tunneling 
I8 Hot carrier injection 
 
4.2 POWER AND ENERGY MODELING ISSUES 
Meyer [4.9] was the first to present a capacitive model. Ward and Dutton [4.10] pointed out the 
assumed charge non conservation problems in Meyer’s model. To solve these problems in 
transient simulation, they proposed a charge partitioning scheme with a charge conservation 
constraint. Sheu et al. [4.11] and Chung [4.12] made many improvements later to better derive I-V 
and C-V characteristics. One of the industry standards, the BSIM capacitive model includes many 
of these models to estimate the behavior of MOS transistors. The BSIM model assumes that the 
MOSFET capacitance is an energy storage device and uses the conserved charges (to first 
order) to predict the currents and voltages at different nodes. The same charge (to zero order) is 
also used to predict the channel power. This makes the BSIM capacitive a zero order, quasi-static 
power dissipation model. The model  
 Assumes that the first order terms only contribute to energy storage  
 Uses channel charge partition scheme and the bulk charge parameter has a non-linear 
dependence on the source potential.  
 
Both these ideas leave a lot to be desired. First, the dissipative power has some higher order 
terms due to the charge redistribution. These higher order dissipative components become 
significant at higher frequencies and modify the total power dissipated in the channel [4.13]. This 
is explained later in section 4.5. Second, the non-linear dependence of Abulk  on vsb  does not 
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allow the derivation of energy function from all of the conserved components [Appendix A7.2]. 
These effects causes the BSIM capacitive model to predict a different number for instantaneous 
power measured from the supply than the power dissipated in the device, clearly a violation of 
energy conservation principles. 
 
If an analytical closed form solution for the stored energy function is desired using non-reciprocal 
capacitors, the FET charge equation has to be solved for a linear source dependence of the bulk 
without the channel charge partition. These inconsistencies make the current BSIM capacitive 
model non-ideal for energy estimation.  
 
4.3 POWER MEASUREMENT TECHNIQUES 
Many models have been suggested for the estimation of power, like using supply current 
measurements [4.14], input slew dependency [4.15], propagation delay [4.16], short circuit power 









Figure 4.2: Dynamic Power  
 
 
Fig 4.2 shows one of simplest techniques used to calculate the transistor power consumption.  
Power is consumed when the gate drives the output outV to a new value. Assuming that the input 
inV  changes very fast, only one transistor turns on at a time. When the output goes high, the 
~31~ 
 
current flows through the PFET and goes only to the capacitor. The current component that goes 
down the NFET has been neglected. Similarly when the output settles to a low value, it is 
assumed that the current goes through the NFET. Though the PFET is not quite turned off yet, 











Figure 4.3: Transient Waveforms 
 
Fig 4.3 shows the transient waveforms. The output looks more like a RC time constant due to the 
presence of the capacitance, charging up the output from 0 to T/2 and then discharging from T/2 
to T. If we look at the corresponding current plots for falling input transient, it is only the PFET that 
is providing the capacitor current pI . For the rising input transient, capacitor current nI is through 
the NFET. It should be noted that the currents mentioned above are the magnitudes of the drain 
current. The instantaneous power dissipation is then calculated by solving for I and V and 
multiplying them together. It is also assumed that the capacitors are purely energy storage 
devices and does not contribute to net power dissipation. Hence, during the falling input 
transition, power dissipation is only in the PFET. Similarly during the rising input transition, power 
dissipation is only in the NFET. 
 
Using these assumptions, the average power 0Pc  for a complete cycle is computed using 
/ 21 [ ]0
0 / 2
T T
P I V dt I V dtc p DSp n DSnT T
= +∫ ∫   (4.1) 
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where VDSp  and VDSn  are the outputs at the PFET and NFET respectively. During the falling 
transition as PFET charges the capacitor, actual positive current flows from the device to the 




= −   (4.2)  
where LC is the output load. The corresponding output voltage at the PFET, DSpV becomes 
( )DSp out DD DD outV V V V V= − = − −   (4.3)  





PFET p DSpP I V dt= ∫   (4.4) 




= −   (4.5) 
and the corresponding output voltage, DSnV  is 
DSn outV V=   (4.6) 





P I V dt= ∫   (4.7)  
The average power, 0cP  for a complete cycle is estimated using equations (4.4) and (4.7) as 
1 [ ]0P P Pc PFET NFETT
= +   (4.8) 
Substituting , ,n p DSnI I V and DSpV in equation (4.8), the average power equation reduces to 
/ 21 [ ( ) ( ) ]0
0 / 2
T dV T dVout outP C V V dt C V dtc L DD out L outT dt dtT
= − + −∫ ∫  (4.9) 
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Because of the fact that the transistor currents are related to the charging and discharging of the 
currents of the capacitor, the power integrals can be replaced from integrals over dt to an integral 
over dv . This gives a closed form expression for the dynamic power independent of ( )i t and ( )v t . 
2
0P f C Vc L DD=   (4.10) 
There are, however, some issues in regards to the dynamic power equation (4.10). These issues 
are: 
• The MOS channel is not purely an energy storage device and has no energy function. 
For an energy function to exist, second order partials have to be equal. This is shown in 
the Appendix [A4.5-A4.7].  
• The MOS capacitors dissipate power and the trans-capacitive terms used in the charge 
model includes both dissipative and conserved components. Therefore, it is not 
appropriate to look at the change in the energy of the external load capacitor LC  in the 
channel as a true measure of power. Dynamic power predicted using equation (4.10) is in 
fact an easy way of computing the zero order power by looking at the change in energy 
during charging and discharging of external capacitors.  
 
Fig. 4.4 shows another capacitor based technique used for power measurement. In this type of 
power measurement, switch S is closed and the load capacitor CL is allowed to attain the supply 
voltageVDD . The switch is then opened and the CMOS gate is allowed to undergo a transition. 
This causes some energy consumption in the circuit, which is captured by the measuring device 
as a decrease in supply voltage ( vΔ ). Energy dissipated in the circuit can now be estimated 
using 
1 12 2( )
2 2




C vLΔ is the energy consumed by the circuit. This method of energy prediction is very 
accurate [4.18]. However, this energy prediction is not possible during the design phase. Hence, 
~34~ 
 
there is a need for a verification tool that can simulate the real world behavior of the transistor 






Figure 4.4: Capacitor based Power Measurement Technique  
 
 
This makes the next and subsequent sections of power derivation one of the most important 
findings of our research, where the energy function is derived from a symmetrical charge 
conserving FET models. Before going through the derivation, it however, becomes important to 
discuss the extra source of transistor power dissipation that was not included in section 4.1. It 
also becomes important to check the validity of the quasi-static approximation in the model 
derivation. 
 
Figure 4.5: Power Dissipation in MOS Transistor 
 
When the gate undergoes a transition, from vss to vdd or vdd to vss, the resistive drop (IR) and the 
charge redistribution cause the power dissipation in the channel. Usually, the zero order steady 
state current is used to determine the power dissipation. The additional power dissipation from 
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the channel charge redistribution is ignored. This is because, in the quasi-static model, charge 
redistribution is assumed to happen instantaneously with no propagation delays. However, the 
channel charge density still changes as an indirect function of time through the dependence on 
time varying terminal voltages. This allows the use of the quasi-static model to predict the charge 
redistribution and the associate power dissipation as long it satisfies 020Rt T> [4.19] where Rt is 
the waveform rise time and 0T is the time taken by electrons to reach the drain from the source 
terminal (transit time). Moreover, the conventional charge model is based on the assumption that 
the MOSFET capacitors do not contribute any net power dissipation in the channel. But, as 
shown in Appendix [A4], it is not the case. The channel capacitances are not energy conserving. 
They do have some power dissipative terms due to the charge redistribution in the channel. 
These higher order dissipative terms become significant at higher frequencies, which make it 
necessary to include their effects on total power for efficient power dissipation prediction.  
 
4.4 POWER EQUATIONS 
 
Fig: 4.6: MOSFET Channel Power Calculation  
 
Fig 4.6 shows a MOS device. Considering a slice of thickness xΔ , MOS channel can be thought 
of having two power components, due to:  
• Fig. 4.6 a: The current ( )i x flowing through the slice of thickness xΔ having a potential vΔ
, which looks like a series resistance and results in the power dissipation of i vΔ .  
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• Fig. 4.6b: The rate of change of charge that is building in the slice due to the difference in 
current iΔ  . This power change v iΔ  is the energy stored in the charge at the potential 
( )v x .  
The instantaneous power going into the transistor channel cP  can then be estimated using  
( ( ) ( )) ( ( )) ( )] ( )( ( ))]
0 0 0
L L Ld d dP i x v x dx i x v x dx i x v x dxc c cb c cb c cbdx dx dx
= = +∫ ∫ ∫  (4.12) 
where the first integral represents change in stored energy and second term represents power 
dissipation. Keeping non-zero terms to first order in time derivatives, equation (4.13) can be 
expanded as:  
0 1, 1,P P P Pc c c diss c cons= + +    
where 
( ( ))0 0
0
L dP I v x dxc co cbdx
= ∫  [Appendix 4.1] (4.13) 
( ( ))1, 1 0
0
L dP i v x dxc diss c cbdx
= ∫  [Appendix 4.2] (4.14) 
( )1, 0 1
0
L dP v i dxc cons cb cdx
= ∫  [Appendix 4.3] (4.15) 
The total instantaneous power P into the transistor is the sum of channel power Pc  and gate 
power 1,Pg cons .  
1,P P Pc g cons= +    (4.16) 
where the gate power is  
1, 1P i vg cons g gb=    (4.17) 
where 1ig (Appendix: A3.3) is the first order gate current component. 
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Equation (4.13) represents the usual zero order power dissipation. Equation (4.14) represents the 
first order power dissipation due to the trans-capacitive transient current components and 
equation (4.15) represents the first order conserved power in the channel. Since the gate power 
estimated in equation (4.17) is assumed to be purely reactive and leakage free, it becomes 
necessary to add its contribution together with the conserved components from the channel to 
obtain a closed form solution for the stored energy function. Table 2 summarizes the power 
components and Appendix (A4) shows the derivation of these equations. We have used 
0 0v v vgbt gb t= − . 
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4.5 ENERGY FUNCTION CALCULATION 
Energy is defined as the capacity to do work. In a MOSFET, work is done to transfer the charge 
from the source to the drain terminal. However, energy prediction is very tricky for MOS devices 
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as it is difficult to separate the charging (effective work) and the dissipative components of the 
electrons. This makes it difficult to predict how much energy is lost in the channel and how much 
energy is used as the effective work. To make the matter worse, the bias at the gate terminal 
forces these charge movements.  
 
For the model derivation, the gate is assumed to be leakage free. It is also assumed that there is 
no net charge transfer from the gate to the channel. However, energy is still supplied from the 
gate to drive the channel charges. It then becomes necessary to add the contribution from the 
gate together with the channel charges. As these charges are conserved over a complete cycle, it 
is possible to derive a closed form analytical solution for an energy function from these conserved 
charges. The separation of conserved components make it possible to estimate total power 
dissipation by leaving out energy storage terms that do not contribute to power dissipation, 
making the solution simple, straightforward and computationally efficient. 
 
The conserved component of channel power was given by equation (4.15). It can also be written 
as: 
1,




   (4.18) 
Equation (4.18) can be expanded to represent channel power in the form of energy as 
1,




  (4.19) 
where Ec is some function of voltages , ,v v vgb sb db . Since the channel receives energy 
from the gate during switching transient, it can be shown [APPENDIX A4.5] that the energy 
from the channel alone is not conserved. Hence an energy function is not possible in 
equation (4.19).  








  (4.20) 
where Eg is also some function of , ,v v vgb sb db . Since gate is supplying the energy to the 
channel, it can also be shown that the gate alone has no energy function [APPENDIX A4.6]. An 
Energy function is possible only when the conserved components are combined [APPENDIX 
A4.7]. 
1, 1,P P Pcons g cons c cons= +   (4.21) 
Using equations (4.19), (4.20) and (4.21) 
( , , ) ; , ,




  (4.22) 
It can be shown that equation (4.22) can be solved [APPENDIX A4.7] to compute the energy 
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V. FIRST ORDER CURRENT COMPONENTS AND CAPACITANCE 
CALCULATION 
 
In this chapter, total capacitance equations are derived from the first order drain (id1) and source 
(is1) current components. These total capacitances are then separated into conserved and 
dissipative components. Finally, an equivalent circuit is developed by following the method used 
by Lim-Fossum [5.1] and results are verified for currents and charges. 
 
5.1 FIRST ORDER CURRENT COMPONENTS 
 
As seen in Table 3.1, first order currents are functions of voltages and their time derivatives 
(dv/dt). However, the coefficient of dv/dt instead of being purely storage capacitance is also 
responsible for some of the power dissipation in the channel. This suggests that the first order 
drain (id1) and the source (is1) currents consist of two separate components; one that contributes 
to power dissipation in the channel, and another that is responsible for the energy storage. Taking 
this approach, the first order drain and source currents obtained in chapter 3 can be expanded as 
1 1, 1,i i id d cons d diss= +  (5.1) 
1 1, 1,i i is s cons s diss= +  (5.2) 
where id1,diss and is1,diss are the dissipating, while id1,cons and is1,cons are the energy storing 
components of first order drain and source currents. Fig. 5.1 shows this concept where first order 
currents id1 and is1 are separated into two components. Since the gate and the substrate currents 












Figure 5.1: First order dissipative and conserved current components 
 
 
The dissipative current components in equations (5.1) and (5.2) are due to the first order power 
dissipation in the channel from the charge redistribution. It is estimated by dividing the dissipative 
power obtained using equation (3.1) with the total channel potential as: 
1,
1, 1, ,
Pc dissi i id diss s diss tt dissvds
= = − =         (5.3) 
where itt,diss is the transient transport current that is responsible for the first order power 
dissipation in the channel, and is defined as positive going into the drain. The energy storage 
components are now easily computed by subtracting the dissipated component from the first 
order drain and source current components. 
1, 1 1,i i id cons d d diss= −           (5.4) 
1, 1 1,i i is cons s s diss= +          (5.5) 
Equations (5.4) and (5.5) can also be verified by solving conserved channel power equation 
(4.16) obtained in chapter 4 as: 
1, 1, 1,P i v i vc cons d cons db s cons sb= +        (5.6) 
Table 5.1 summarizes these first order, energy conserving and dissipative drain and source 
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current components in three regions of transistor operation. 
 
Table 5.1: Storage and Dissipative Current Components 
Linear Saturation Cut-Off 
1,id diss  ( ) 2 2[3( )
330( )
7 ( )]
c L v v d dox gst gdt v v v vgdt gdt gst gstdt dtv vgdt gst






c L dox vgstdt
 
0 
1,is diss  1,id diss−  1,id diss−  
0 
1,id cons  [ (3 5 )
26( )
(3 )]
c L dox v v v vgdt gdt gdt gstdtv vgdt gst





c L dox vgstdt
 
0 
1,is cons  [ ( 3 )
26( )
(5 3 )]
c L dox v v v vgdt gdt gdt gstdtv vgdt gst





c L dox vgstdt
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5.2 CAPACITANCE DERIVATION  
In the following section, capacitance equations are derived that are continuous and valid in all 
regions of transistor operation.  
 
Conventional MOS transistor model assume the MOS channel is an energy storage device and 
ignores the dissipative components due to the channel charge redistribution and convection 
effects. It is shown [5.3] that the dissipative components have significant contributions at high 
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frequencies and energy conserving capacitance representation of MOSFET is misleading.  
However, MOS transistors can still be represented as an energy storage device if the dissipative 
components are separated from the total capacitances. Ours is a first step towards such a 
complete model, which is able to separate the total capacitance into the dissipative and 
conserved components.  
 
Representing the first order current 1ii  in terms of capacitance: 
( ) ; , , , .1 ,
i C v C v i j g d si ii t ib ij t jbj i b
= ∂ − ∂ =∑
≠
  (5.9) 
where Cii , Cij’s are total capacitances and vib , vjb are the terminal voltages with respect to the 
body voltage. Table 5.3 summarizes these total capacitances, which are calculated by 
representing id1 and is1 in the above mentioned form. Table 5.4 and 5.5, on the other hand shows 
the independent energy storage and dissipative capacitances. This is one of the most important 
findings of our research, as all other capacitive models have mixed conserved and dissipative 
terms. However, in our model, the energy conserving capacitances are estimated simply from the 
conserved current components that were calculated using equations (5.4) and (5.5).  
( ) ; , , , .1, ,
i C v C v i j g d si cons cii t ib cij t jbj i b
= ∂ − ∂ =∑
≠
 (5.10) 
where ,C Ccii cij are the conserved components of the capacitor. In equation (5.9) and all the 
subsequent equations, the subscript notation ‘c’ or ‘d’ stands for conserved or dissipative 
components. Fig. 5.2 shows the normalized capacitance plots against different values of channel 
potential in 180 nm process parameters. The capacitance plot consists of total, conserved and 
dissipative capacitances that are calculated using respective currents.   
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Figure 5.2 Total, Conserved and Dissipative Capacitances vs vds 
 
 
Table 5.3: Total Capacitances 
TOTAL CAPACITANCES 
Linear Saturation Cut-Off 
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Table 5.4: Conserved Capacitances 
CONSERVED CAPACITANCES 
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Table 5.5: Dissipative Capacitances 
DISSIPATIVE CAPACITANCES 
Linear Saturation Cut-Off 
Cddg  2 2( )(3 14 3 )
3
30








c Lox  
 0 
Cdds  2(1 ) ( ) (7 3 )
3
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Figure 5.3: Equivalent Circuit 
 
We have developed an equivalent circuit in this section by following the method used by Lim-
Fossum [5.1]. Tables [5.3-5.5] showed that the capacitances are not reciprocal, which makes the 
capacitance representation using two terminal reciprocal capacitances impossible if these 
capacitances are made to represent the total first order drain current. However, equation (5.4) 
can be rewritten with reciprocal capacitors [Appendix A5.13] as 
1, ,i C v C v id cons gd t dg bd t db tt cons= ∂ + ∂ +  (5.11) 
where  
( ) ( ),i C C v C C v C vtt cons gd cdg t gb csd cds t sb csd t ds= − ∂ + − ∂ + ∂  (5.12) 
The dissipative component of current from equation (5.3) can also be written in terms of 
dissipative capacitances as 
1, , 1,i C v C v C v i id diss ddd t db ddg t gb dds t sb tt diss s diss= ∂ − ∂ − ∂ = = −  (5.13) 
Fig.5.3 shows an equivalent circuit of a four terminal MOSFET. The circuit is equivalent to Lim-
Fossum’s, but we have broken the trans-capacitive transport current itt into conserved and 
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dissipative components.  There are three current components flowing from the drain to the source 
terminal. 
 
The current component responsible for the first order power dissipation in the channel is 
represented by itt,diss. The conserved current component is represented by itt,cons. Ic0 represents 
the steady state zero order current. Two terminal reciprocal capacitances Cgd, Cgs, Cbd, Cbs and 
Cgb represents the conserved gate to drain, gate to source, substrate to source, substrate to drain 
and gate to substrate capacitances respectively. These reciprocal capacitances do not conserve 
energy by themselves; the conserved component of itt must be included. Cddd, Cddg, Cdds in 





VI. COMPARISON AND DISCUSSION 
 
In this section we compare our results with Lim-Fossum’s SOI model [6.1-6.3] and the BSIM 
Capacitive Model [6.4-6.5]. We also discuss the mechanism of net transfer of energy from the 
gate to the channel and show that the higher order dissipative terms modify the total power 
equation and have significant effects at higher frequencies.  
 
6.1 MODEL VERIFICATION AND ADVANTAGES 
Our model verifies that Ward’s [6.6] method of channel charge partitioning works correctly when 
the bulk charge has a linear dependence on the channel potential (vsb). Our model also verifies 
Lim-Fossum’s equations for a fully depleted SOI MOSFET that uses Ward’s partition scheme. It 
predicts the same source and drain currents, and hence the same terminal capacitances ( ijC ) as 
shown in Fig. 6.1. However, we are able to partition these total terminal capacitances into 
conserved ( Ccij ) and dissipated ( Cdij ) components.  
 
The partitioning approach to capacitances offers several advantages over conventional trans-
capacitances: 
• The energy stored in the conserved capacitances can be predicted.  
• They can be made to agree with Meyer’s [6.7] capacitances if the body effect and body 
bias are ignored. 
Fig 6.1 and Fig 6.2 shows the capacitances. The total capacitance shown in Fig 6.1 is separated 
into conserved and dissipative capacitances in Fig 6.2 and is written as 
, , ,C C C where i j g s dij cij dij= + =
~50~ 
 




















Figure 6.1: Terminal capacitances vs vds     Figure 6.2: Capacitance vs vds 
 
 
Our other significant contribution has been in the power estimation. Our models have improved 
the device power estimation by implementing two important concepts: 
• First order terms have to be included for power dissipation estimation as they become 
significant at higher frequencies. 
• Stored components can be ignored for computationally efficient power dissipation 
estimation. The average device power computation is then possible by taking dissipative 
current times voltage and integrating them over time.  
 
6.2 ENERGY PUMPING 
It is important to understand the pumping action of the gate to understand the power components 
from different sources. When the gate undergoes a rising (falling) transition, electrons (holes) are 
sucked out of the source terminal and stored in the channel. During the falling transition, these 
electrons (holes) are pushed out of the channel into the drain terminal. Even though the gate 
charge integrates out and there is no net charge transfer, there is transfer of energy from the gate 
to the channel. The gate acts as a energy source which allows the electrons (holes) to move in 
the channel, while the channel acts as a recipient of this energy.  
 
Moreover, if power calculations are done using only the channel current components, it may 
appear that the MOS transistors are generating extra energy in the channel. In reality, power is 
pumped from the gate to the channel and when the gate contributions are added, the conserved 
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terms cancel out. However, if the gate contributions are neglected, the channel ends up looking 
like an energy generator. Therefore it is not appropriate to integrate the channel currents alone 
for the power computation. Contributions from the gates need to be included. Fig. 6.3 shows the 
pumping action of the gate.  
 
 
Figure 6.3: Gate pumping action 
 
 










Figure 6.4: Average conserved gate and channel power vs. frequency 
 
 
Fig. 6.4 shows the average conserved gate ( 1,Pg cons ) and channel ( 1,Pc cons ) power plots 
against frequency for 180 nm process parameters. The positive power from the gate shows that 
energy is flowing from the gate to the channel, while the negative channel power shows the 
energy generation at the channel. Since these average powers are equal and opposite, they 
cancel out over a complete cycle and contribute no net energy in the channel. This is all possible 
due to the existence of an energy function for the conserved components. The existence of 
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energy function validates the notion that the conserved terms do not contribute any net power 
dissipation in the channel. It also makes it possible to leave out power terms that do not 
contribute to net power dissipation in the total power equation, making the simulation simple and 
computationally efficient. This is explained in detail in the following section. 
 
6.3 TOTAL FIRST ORDER POWER 
It is possible to derive the total first order MOS power by using the equation 
1 1 1P i v i v i vg gb d db s sb= + +  (6.1) 
The problem here is the complexity in the first order current terms. Other than the first order gate 
current, first order drain and source currents have both the conserved and dissipative terms, 
which are not separated. As mentioned in previous chapters, the gate and the conserved 
components of drain and source currents contribute no net power dissipation in the channel. Its 
presence just adds the extra complexity and slows down the simulation process. The separation 
of the first order terms into energy conserving and power dissipating terms on the other hand, 
simplifies the equation as energy conserving terms are taken out from the simulation. The total 
first order power then reduces to 
1, 1,P i v i vd diss db s diss sb= +  (6.2) 
It should also be pointed out that leaving the gate component altogether and using the equation  
1 1P i v i vd db s sb= +  (6.3) 
is not a very good option. In that case, as mentioned in section (6.1), the conserved channel 
power component acts as an independent source of energy. Equations using such models are 
inconsistent and should be avoided. 
 
6.4 SIMULATION EXAMPLE 
A simple simulation is used to show the importance of first order power using only the dissipative 
components. Fig. 6.5 shows the idealized voltage waveforms for the drain and the gate terminals 




Figure 6.5: Idealized voltage waveforms 
 
The average dissipative power from the first transition (vds=vdd) when vgb goes from low at t0 to 
high at t1 is computed by 
1 1 ( )1 1, 1,( )( ) 01 00 1
t
P i v i v dttc d diss db s diss sbt tt t
= +∫
−→
     (6.4)  
If we assume the source and the substrate are at the same potential (vsb=0), equation (6.4) can 
be rewritten as 
1 1 ( )1 1,( )( ) 01 00 1
t
P i v dttc d diss dbt tt t
= ∫
−→
   (6.5) 
In the second power dissipating transition, when the gate terminal is high, the drain swings from 
high at t1 to low at t2. The dissipative power equation (6.4) reduces to 
21
1 1,( )( ) 2 21 2 1
t
P i v dtc d diss dbt tt t t
= ∫
−→
     (6.6) 
During the interval t2 to t4, there is no power dissipation in the channel (vdb=0). Even though 
energy flows from the gate to the channel as vgb changes, the energy is transferred to the channel 
carriers and is not dissipated. The final power transition occurs when the drain waveform swings 





1 1,( )( ) 5 44 5 4
t
P i v dtc d diss dbt tt t t
= ∫
−→
    (6.7)  
The total dissipative power for a complete cycle is computed taking the sum of all these powers  
( ) ( ) ( )1 0 1 1 2 4 5
P P P Pt t t t t tc = + +→ → →   (6.8) 
For a complete cycle, energy is conserved. This allows us to leave out the conserved component 
from the power equation for computationally efficient power dissipation prediction. Nonetheless, 
the total dissipative powers predicted by equation (6.8) have first order terms. These first order 
dissipative components become significant at higher frequencies and modify the total power 
dissipated in the channel as shown in Fig 6.6. The total power is no longer constant, and at high 
frequencies becomes dependent on the switching frequencies.  












Fig 6.6: Total power vs. frequency 
 
The result also shows that we need to be extra careful while doing the power measurements. It is 
not appropriate to look only at the channel dissipation; the first order power dissipation does have 
contributions from the gate. If the power dissipation is estimated by just considering the total 
channel power, there would be an extra negative component from the conserved energy. In that 
case, the channel would seem to act as an energy generator. Fig 6.7 and Fig 6.8 shows the 











































VII. DEPENDENCE OF THE BSIM ABULK PARAMETER ON THE SOURCE 
POTENTIAL  
 
In this chapter, the capacitive model is extended to include the source potential (vsb) dependence 
of the bulk charge coefficient Abulk. Until this chapter, the BSIM bulk parameter, Abulk [Appendix 
A7.1], was assumed to be constant with respect to the source potential, which made the 
derivation of the energy function possible. It also made the evaluation of the terminal 
capacitances straightforward, sacrificing very little accuracy. However for circuits where vsb is not 
constant and bulk parameter dependence is included, unlike the Lim and Fossum model, the 
BSIM capacitive model fails to give an energy function for the conserved power components 
[Appendix A7.2]. The energy supplied from the gate does not balance with the energy generated 
in the channel and an extra power component shows up in the channel that has no physical 
basis. The term that gives energy storage in our model (equation (4.21)) does not give energy 
storage in BSIM, which makes the BSIM model inconsistent for power and energy prediction.  
 
In general, when the conserved power components are integrated over a complete switching 
cycle and the transistor is returned to the original state, there is a non non-zero power 
contribution. This is where the inconsistency of the BSIM model is evident. The BSIM bulk charge 
coefficient has vsb dependence and when this is included, the BSIM model: 
• Generates extra current that has no physical basis 
• Gives a net non-zero power that shows up in the channel from the terms that are 
supposed to be conserved,  
• Fails to give an energy function from all of the conserved components 
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It should also be pointed out that we are not finding the energy function for the total transistor 
power, as not all the power components are conserving. It is also not true that the BSIM model 
has no energy function. It has a quasi-energy function; the same term that shows up in our model 
(Chapter 4) also show up in the BSIM model. Obviously for those terms there is an energy 
function. But, the BSIM model also has some extra terms due to the vsb dependence that do not 
show up in our model, which makes it impossible to find an energy function for all of the 
conserved components. In other words, the quasi-conserving BSIM model is inconsistent. It 
generates extra power in the channel that has no physical basis.  
 
Though the extra term has no physical rationale, it is thought to be from the incomplete 
mathematical representation of the square root dependence of the bulk charge on the channel 
potential vcb, which the BSIM model tries to linearise using the first two terms of a Taylor’s 
expansion. It can then be assumed that if the higher order terms are included that were left out in 
the Taylor’s expansion, the BSIM model should provide the correct energy function.  
 
Nonetheless, the good news is that we can still apply our model to BSIM by comparing the 
energy differences between the models. By doing so, we should be able to separate out the 
energy function from all the terms except for those that have vsb dependence and also evaluate 
the physically inconsistent extra dissipating components. 
 
7.1 EVALUATION OF EXTRA CURRENT COMPONENTS 
 
Our conserved components of the gate ( 1,ig cons ), source ( 1,is cons ) and the drain ( 1,id cons ) 
currents are given in Appendix (A3.3.5), and the respective BSIM components ( 1 ,ig cons B ,
1 ,is cons B  and 1 ,id cons B ) can be evaluated including the source potential dependence on the 




The difference in the first order gate current due to the source dependence of the BSIM bulk 
charge parameter is then given by 
1, 1 , 1,i i ig cons g cons B g consExtra
= −   (7.1) 
Similarly, the difference in the conserved first order drain current is given by 
 1, 1 , 1i i id cons d cons B d consExtra
= −  (7.2) 
and the difference in the first order source current is given by 
1, 1, , 1,i i is cons s cons B s consExtra
= −  (7.3) 
These extra conserved first order gate, drain and the source currents predicted by equations (7.1-
7.3) causes extra power in the channel that has no physical basis, and can be estimated  using 
1, 1, , 1,P P Pg cons g cons B g consExtra
= −  (7.5) 









1, , 1, ,P i vg cons B g cons B gb=  and 
1, , 1, , 1, ,P i v i vc cons B d cons B db s cons B sb= +  
 
7.2 SIMULATION EXAMPLE 
 
In this section, a simple simulation example is presented using a pass transistor logic. Though it 
is not straightforward to separate the conserved and the dissipative power components in the 
BSIM model (due to the channel charge partition), the example does show the existence of extra 
power due to vsb dependence of Abulk. A pass transistor is chosen because they have a high vsb 
swing which makes the BSIM models’ unphysical effect (generation of extra power) more 
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pronounced. For the BSIM model to be consistent, it is assumed that the difference from the first 
order dissipative power should give the correction term. This correction term should then balance 













Figure 7.1: Pass transistor simulation -Voltage Waveforms (180nm process parameters) 
 
Fig. 7.1 shows the idealized voltage waveforms for the drain, gate and the source terminals. The 
drain terminal is assumed to be high ( vdd ) during the entire simulation, while the gate and the 
source potentials are varied to calculate the extra power component.  
 
In the first transition (t0 to t1), the gate terminal goes from low (0) at t0 to high ( vdd ) at t1, while the 
source potential remains low (0). The transistor enters the saturation as soon as the gate to 
source potential v vgb sb− becomes greater than the threshold voltage vt . The extra energy 1Et , 





Et P dtcons Extrat
= ∫   (7.8)  
During the second transition (t1 to t2), the gate terminal stays high ( vdd ) and the pass transistor 
remains in the saturation. The source terminal on the other hand, goes from low (0) to high (







Et P dtcons Extrat
= ∫    (7.9) 
The transistor now enters cutoff (at t2) and remains there even though the gate and source 
terminals come back to their original states at t4 and t5. The extra energies during these 





Et P dtcons Extrat





Et P dtcons Extrat





Et P dtcons Extrat
= ∫  
Combining all, total energy difference ( Et ) can be written as 
1 5Et Et where i toii
= =∑  (7.11) 
For a complete cycle, energy should have been conserved and there should have been no 
contribution. But as shown by equation (7.11) and Fig 7.2, this is not the case. There is some 
extra power in the channel 1,P cons Extra
, which is more than the first order dissipative power
1,Pc diss . The correction term from the difference in first order dissipative power 1,Pc diss Extra
that 
we thought would negate the extra channel power was non-existent.  









Figure 7.2: Extra power dissipation 
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Fig. 7.2 also shows that the frequency dependence of power components becomes significant at 
higher frequencies and also raises the first order power dissipation to a new value P1, which 
includes the first order dissipative power ( 1,Pc diss ) and all other extra unphysical components (
1,P cons Extra
and 1,Pc diss Extra
 ). It also proves that the energy pumped from the gate does not 
balance out in the channel as was the case when Abulk  was assumed to be a constant. In this 
particular case, the channel acts as an independent energy generator. This error, together with 
the non-inclusion of first order dissipative power makes the BSIM model inconsistent for energy 
and power prediction. 
 
Fig. 7.3 compares the differences in the bulk charge parameters (Abulk vs. 1+k2) and the 
threshold voltages (Vt,B and Vt) between BSIM and our models, while Fig. 7.4 shows the zero 
order current plot for the simulation example mentioned above. From the plots 7.3 and 7.4, it is 
evident that our parameters match very well with the BSIM parameters when the zero order 
current is dominant.  
 
Figure 7.3:  Abulk vs. (1+k2) and Vt’s (Top) 




Fig 7.5 shows the instantaneous first order gate, drain and source current components. Here 
also, the plots matches very well and the difference is evident only in the first order source 
current, which as mentioned above, is due to the dependence of source potential and other extra 
components on the BSIM bulk charge parameter Abulk [Appendix 7]. 
 




7.3 CONCLUSION  
 
Conventional MOS models for circuit simulation assume that the channel capacitances do not 
contribute to net power dissipation. Numerical integration of channel currents and instantaneous 
terminal voltages however shows the existence of first order dissipating terms. Given that the 
accuracy of the simulation depends on the physical representation of the device, it is very 
important that we have a reliable mathematical model that is able to represent the device 
behavior. Designers need these accurate models for circuit development. 
 
To overcome the limitation of conventional charge based models, a self-consistent, first order, 
quasi-static, power dissipation model has been developed that is able to  
• Predict the exact solution to first order 1-D channel equations for MOSFETs without a 
channel charge partition approximation provided that the charge has a linear dependence 
on the channel potential. 
• Validate the terminal currents as being the same as Ward’s channel charge partition 
approximation.  
• Validate that Ward’s partition scheme is correct as long as the charge has a linear 
dependence on the channel potential.  
• Derive the first order channel charge (qc1 ) and current (ic1) as a function of position (x) 
inside the channel.  
• Derive the first order power dissipation and conserved components. 
• Estimate energy function.  
• Separate the terminal current into conserved and dissipative components. 
• Identify the inconsistencies in the BSIM power model. 
 
In conclusion, there is a need to extend this work to include channel charge with a non-linear 
voltage dependence that does not generate extra power dissipation in the channel that has no 
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APPENDIX 1: 180 NMOS SPICE model parameters 
 
A1.1 180nm NMOS SPICE Parameters 
 
.model NMOS NMOS 
+Level = 49 
+Lint = 4.e-08 Tox = 4.e-09  Clc= 0.0000001               Cle= 0.6 
+Vth0 = 0.3999 Rdsw = 250  Dwc= 0                       Vfbcv= -1 
+lmin=1.8e-7 lmax=1.8e-7   wmin=1.8e-7   wmax=1.0e-4  
+Tref=27.0 version =3.1  Cf= 1.069e-10              Dlc= 4E-08   
+Xj= 6.0000000E-08          Nch= 5.9500000E+17  
+lln= 1.0000000              lwn= 1.0000000               wln= 0.00 
+wwn= 0.00                   ll= 0.00 
+lw= 0.00                    lwl= 0.00                    wint= 0.00 
+wl= 0.00                     ww= 0.00                     wwl= 0.00 
+Mobmod=  1                  binunit= 2                   xl=  0 
+xw=  0                       binflag=  0 
+Dwg= 0.00                    Dwb= 0.00  
+K1= 0.5613000                 K2= 1.0000000E-02  
+K3= 0.00                    Dvt0= 8.0000000              Dvt1= 0.7500000  
+Dvt2= 8.0000000E-03      Dvt0w= 0.00                  Dvt1w= 0.00  
+Dvt2w= 0.00                 Nlx= 1.6500000E-07          W0= 0.00  
+K3b= 0.00                   Ngate= 5.0000000E+20  
+Vsat= 1.3800000E+05      Ua= -7.0000000E-10           Ub= 3.5000000E-18  
+Uc= -5.2500000E-11        Prwb= 0.00  
+Prwg= 0.00                   Wr= 1.0000000                U0= 3.5000000E-02  
+A0= 1.1000000               Keta= 4.0000000E-02        A1= 0.00  
+A2= 1.0000000               Ags= -1.0000000E-02        B0= 0.00  
+B1= 0.00  
+Voff= -0.12350000            NFactor= 0.9000000          Cit= 0.00  
+Cdsc= 0.00                  Cdscb= 0.00                   Cdscd= 0.00  
+Eta0= 0.2200000              Etab= 0.00                   Dsub= 0.8000000  
+Pclm= 5.0000000E-02      Pdiblc1= 1.2000000E-02    Pdiblc2= 7.50000E-03  
+Pdiblcb= -1.3500E-02     Drout= 1.7999999E-02   Pscbe1= 8.66000E+08  
+Pscbe2= 1.00000E-20      Pvag= -0.2800000          Delta= 1.0000000E-02  
+Alpha0= 0.00                Beta0= 30.0000000  
+kt1= -0.3700000             kt2= -4.0000000E-02          At= 5.5000000E+04  
+Ute= -1.4800000              Ua1= 9.5829000E-10         Ub1= -3.3473000E-19  
+Uc1= 0.00                   Kt1l= 4.0000000E-09          Prt= 0.00  
+Cj= 0.00365                 Mj= 0.54                     Pb= 0.982 
+Cjsw= 7.9E-10                Mjsw= 0.31                  Php= 0.841 
+Cta= 0                      Ctp= 0                        Pta= 0 
+Ptp= 0                       JS=1.50E-08                  JSW=2.50E-13 
+N=1.0                       Xti=3.0                       Cgdo=2.786E-10 
+Cgso=2.786E-10              Cgbo=0.0E+00                 Capmod= 2 
+NQSMOD= 0                    Elm= 5                       Xpart= 1 
+Cgsl= 1.6E-10               Cgdl= 1.6E-10                Ckappa= 2.886 
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 APPENDIX 2: 180 PMOS SPICE model parameters 
 
 
A2.1 180nm PMOS SPICE Parameters 
 
.model PMOS PMOS 
+Level = 49 
+Lint = 3.e-08 Tox = 4.2e-09  
+Vth0 = -0.42 Rdsw = 450  
 
+lmin=1.8e-7    lmax=1.8e-7   wmin=1.8e-7 
+wmax=1.0e-4    Tref=27.0 version =3.1 
+Xj= 7.0000000E-08           Nch= 5.9200000E+17  
+lln= 1.0000000              lwn= 1.0000000               wln= 0.00 
+wwn= 0.00                   ll= 0.00 
+lw= 0.00                    lwl= 0.00                    wint= 0.00 
+wl= 0.00                    ww= 0.00                     wwl= 0.00 
+Mobmod=  1                  binunit= 2                   xl= 0.00 
+xw= 0.00                   
+binflag=  0                 Dwg= 0.00                    Dwb= 0.00  
+ACM= 0                      ldif=0.00                    hdif=0.00 
+rsh= 0                       rd= 0                         rs= 0 
+rsc= 0                       rdc= 0 
+K1= 0.5560000               K2= 0.00  
+K3= 0.00                    Dvt0= 11.2000000             Dvt1= 0.7200000  
+Dvt2= -1.0000000E-02        Dvt0w= 0.00                  Dvt1w= 0.00  
+Dvt2w= 0.00                 Nlx= 9.5000000E-08           W0= 0.00  
+K3b= 0.00                   Ngate= 5.0000000E+20  
+Vsat= 1.0500000E+05         Ua= -1.2000000E-10           Ub= 1.0000000E-18  
+Uc= -2.9999999E-11          Prwb= 0.00  
+Prwg= 0.00                  Wr= 1.0000000                U0= 8.0000000E-03  
+A0= 2.1199999               Keta= 2.9999999E-02          A1= 0.00  
+A2= 0.4000000               Ags= -0.1000000              B0= 0.00  
+B1= 0.00  
+Voff= -6.40000000E-02        NFactor= 1.4000000           Cit= 0.00  
+Cdsc= 0.00                  Cdscb= 0.00                  Cdscd= 0.00  
+Eta0= 8.5000000             Etab= 0.00                   Dsub= 2.8000000  
+Pclm= 2.0000000             Pdiblc1= 0.1200000           Pdiblc2= 8.0000000E-05  
+Pdiblcb= 0.1450000          Drout= 5.0000000E-02         Pscbe1= 1.0000000E-20  
+Pscbe2= 1.0000000E-20       Pvag= -6.0000000E-02         Delta= 1.0000000E-02  
+Alpha0= 0.00                Beta0= 30.0000000  
+kt1= -0.3700000             kt2= -4.0000000E-02          At= 5.5000000E+04  
+Ute= -1.4800000             Ua1= 9.5829000E-10           Ub1= -3.3473000E-19  
+Uc1= 0.00                   Kt1l= 4.0000000E-09          Prt= 0.00  
+Cj= 0.00138                 Mj= 1.05                     Pb= 1.24 
+Cjsw= 1.44E-09              Mjsw= 0.43                   Php= 0.841 
+Cta= 0.00093                Ctp= 0                       Pta= 0.00153 
+Ptp= 0                       JS=1.50E-08                  JSW=2.50E-13 
+N=1.0                       Xti=3.0                       Cgdo=2.786E-10 
+Cgso=2.786E-10              Cgbo=0.0E+00                 Capmod= 2 
+NQSMOD= 0                   Elm= 5                       Xpart= 1 
+Cgsl= 1.6E-10               Cgdl= 1.6E-10               Ckappa= 2.886 
+Cf= 1.058e-10               Clc= 0.0000001               Cle= 0.6 





APPENDIX 3: MOSFET CURRENT EQUATIONS 
 
The zero and first order channel charges as well as currents were used in chapter 3. However, 
the derivations were not shown, which is given in this appendix. It should also be pointed out that 
these derivations are very tedious and results would not have been possible without the help of 
sophisticated tools like Mathematica.  
 
A3.1 Zero Order Current Component  
In equation (3.27), the zero order charge 0qc at a distance x along the channel is given by 
2 2( (1 / ) /0q q x L q x Lc s d= − − +  
where L is the length of the channel. qs and qd are the source and the drain charges per unit 
length as given in (3.14) and (3.18). These charges can be substituted into the steady state 
current equation (3.28) to represent 0Ic  in terms of voltages. 
 2 2 2 2( ) ( )0 2 2
I q q v vc d s gst gdtLc K LCox c
μ μ
= − = −   (A3.1) 






=    (A3.2) 
The corresponding drain to source potential in saturation ( vdssat ) can be estimated by setting 
( ) 0v v v v K v vgdt gb t sb db sb= − − − − =   
 so that  
v v vgb t sbvdssat K
− −







as defined in (3.24).  
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In cut-off, it is assumed that there is no channel current, which is made possible by setting the 
source charge density qs to zero.  
00Ic =   (A3.2) 
(A3.1), (A3.2) and (A3.3) give the usual equations for the steady state current neglecting velocity 
saturation effects. 
 
A3.2 First Order Channel Charge and Channel Current 
The derivation of first order channel charge and current components are one of the most 
important findings of our research. The first order channel charge allows calculating the first order 
channel current without a charge partition, which can be used to calculate the first order drain and 
source currents. The first order channel current also makes it possible to derive the energy stored 
and dissipative power components. Since it is crucial component of our research, a detailed 
derivation is presented in this appendix. 
  
Taking charge density as a function of potential along the channel, and keeping terms of first 
order in time derivatives, the current continuity equation (3.25) can be written as  
( )0 1 1 0 0
Cd d d dcq q q q qc c c c cdx dx dx dtμ
+ = −   (A3.2.1) 
Rearranging the terms, first order channel charge per unit length becomes 
1 [ ] 1 01 0
0
C dcq q x dxdx c x cc cq dtcμ
= − + +∫ ∫   (A3.2.2) 
where c1 and c0 are constants of integration, and can be calculated using the boundary condition 
01qc =  at 0x = and x L=   
0 [ ]0
0
2 2(4 5 )
2 44
2 2 315( )
C dcc q x dxdxcdt
x












5 3 2 5 5 2 3 5( ( 5 4 ) (4 5 ) )
4
2 2 315( )
C dcc q x dxdxcdt
x L










Substituting the values of c0, c1 and qc0 in (A3.2.2), the first order charge at any point x along the 
channel becomes 
4 2 2(4 5 )1 {4 (1 2 2 32 2 ( )( )
15
5 5 3 2 2 3(( 4 ( ) 4 ( )
4 4 2 3(4 ) ( 4 )) ) /( ) ( ) )
d d dL q q q q q q q qs d s d d s s sdt dt dtq C Lc c q qq L x q x d ss d
L
d d d d d dq q q q q q q q q q q qd d s s d s d s d s d sdt dt dt dt dt dt





− + − + + − + −
+ + + − +
3/ 22 2( )1 2 2( (4 5 )
2 2 3( )
( )( )( ) )))
q L x q x d d ds d Lq q q q q q q qs d s d d s s sL dt dt dtq qd s
d dq q q q q q q q xd s d s d d s sdt dt
−
⎛ ⎞− +⎜ ⎟ − + −⎜ ⎟⎜ ⎟− ⎝ ⎠
− + −
 (A3.2.5) 
The first order channel current at any position x along the channel can now be estimated using  
( )1 0 1 1 0
d di q q q qc c c c cC dx dxc
μ
= +   (A3.2.6) 
Taking derivatives of qc0 and qc1, and substituting the corresponding values, (A3.2.6) expands to 
4 3 2 2 3 4{4( ( 4 4 4 )1 2 315( ) ( )
4 3 2 2 3 4(4 4 4 )}
2 210( )( (1 )
2 2 2 2{ (2 (3 ) ) ( )( ) }
L di q q q q q q q q q qc d d d d s d s d s sdtq q q qd s d s
dq q q q q q q q q qd s d d s d s d s sdt
x xq q q qd s s dL L
d d d dq q q q q q q q q q q q q xS d d s d s s d s d d s sdt dt dt dt
= + − − − +
− +
+ + − −
− + − +
− − − − −
 (A3.2.7) 
As mentioned above, this is one of the most important findings of our research and can be solved 
to find the first order drain ( , )1 1i i x Lc d− = →  and source ( , 0)1 1i i xc s= →  current components, 
which are shown in Table 3.1. These results obtained without partitioning the channel charge are 
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in agreement with previous results (Lim-Fossum and BSIM) which were obtained using Ward’s 
partition. Therefore we have verified that Ward’s partition is correct when the voltage dependence 
of Abulk is ignored and the channel charge is linearly dependent on vcb.  
 
A3.3 First Order Gate Current 
We present here the derivation of the gate current. These derivations are not different than what 
have been done already and can be found in the literature.  
 
The total gate charge ( Qg ) can be estimated by integrating the gate charge density from the 
source (x=0) to the drain terminals (x=L) as 
0
L
Q q dxg g= ∫   (A3.3.1) 
where channel current equation ( , ) ( , ) ( )
0
vL db
i x t dx q x t dv xc c cb
vsb




vL q x tdb cdx dv xcbi x tv csb




dx∫ in (A3.3.1), it can be rewritten as 
( , ) ( , ) ( )
0
vdb
Q q x t q x t dv xg g c cbi vc sb
μ
= ∫   (A3.3.3) 


















dv dQ dQ dQdv dvd gb g g gdb sbi Qg gdt dt dv dt dv dt dvgb db sb
= = + +   (A3.3.5) 
Taking the derivatives, the first order gate current in the linear region becomes 
2(3( 1) ( ) 2 ( 2 ) 2 (2 ) )
1 23 ( )
d d dK v v v v v v v v v v vgb gdt gst gdt gdt gdt gst gst gdt gst gstdt dt dti c Lg ox K v vgdt gst




In pinch-off saturation, when 0qd = , 1ig reduces to 
(3( 1) 2 )1 3
c L d doxi K v vg gb gstK dt dt
= − +   (A3.3.7) 
In cut-off, though the drift components of the drain and the source currents are zero, the gate still 
has some current, which can be estimated by setting 0qs = in equation (A3.3.5)  
( 1)1
c L doxi K vg gbK dt




APPENDIX 4: MOSFET POWER EQUATIONS 
This appendix describes the detailed derivations of MOS power components that were used in 
chapter 4. To avoid confusion with the general definition of the static and dynamic power terms, 
channel power components are defined as the zero and the first order powers in the dissertation. 
It should be pointed out that the zero order power defined in equation (4.14) is different than the 
static power. In general, static power is defined as being independent of time (time invariant). 
However, the zero order power that has been used in this research is time variant. Although there 
is no explicit time dependence, it depends on the terminal voltages that change in time. The first 
order power on the other hand, depends on the time derivatives of the terminal voltages, while 
the dynamic power that has been used in the literature depends on energy stored in external 
capacitances which is dissipated by both zero order and first order power in the transistor. 
A4.1 Zero order power 
The zero order power is given in equation (4.14) as 
[ ( ( ))]0 0 0
0
L dP I v x dxc c cbdx
= ∫   (A4.1.2) 
since 0Ic is independent of the position along the channel x, equation (A4.1.1) reduces to 0I vc ds
where  0Ic is given in equation (A4.1) as 
2 2( )0 2
I c v vc ox gst gdtK L
μ
= −  (A4.1.2) 
From (A4.1.2) and (A4.1.1) 
2 2( )0 2
P c v v vc ox ds gst gdtLK
μ
= −  (A4.13) 




P c v vc ox ds gstLK
μ
=  (A4.1.4) 
In cut-off region, when the source charge density becomes zero, equation (A4.1.4) further 
reduces to 0. 
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A4.2 First order dissipated power 
In equation (4.15), the first order channel dissipated power is given by 
[ ( ( ))]1, 1 0
0
L dP i v x dxc diss c cbdx
= ∫  (A4.2.1) 
where 1ic is the first order channel current given by (A3.2.7). Solving the integral, (A4.2.1) 
reduces to  
2 2 2( ) (3 31, 330 ( )
7 ( ) )
L d dP q q q q q qc diss d s d d s sdt dtC q qc d s





where , , ,
d dq q q qd s d sdt dt
are defined in the List of Symbols. Substituting the values of 
, , ,d dq q q qd s d sdt dt
in terms of ' '
dv s and v s
dt
as given in (3.14), (3.15), (3.18) and (3.19) into 
(A4.2.2) gives 
2 2( )(3 31, 330( )
7 ( ) )
c L d doxP v v v v v v vc diss ds gst gdt gdt gdt gst gstdt dtv vgdt gst





In pinch-off saturation region, as 0qd = equation (A4.2.3) reduces to  
1, 10
c L doxP v vc diss ds gstdt
=  (A4.2.4) 
and in cutoff, the first order dissipative power becomes 
01,Pc diss =  
 
A4.3 FIRST ORDER CONSERVED POWER 
The first order channel conserved power is given in (4.16) by 
~81~ 
 
[ ( )]1, 0 1
0
L dP v i dxc cons cb cdx
= ∫  (A4.3.1) 
where 1ic is the first order channel current and 0vcb  is the zero order channel potential. 
Integrating, equation (A4.3.1) expands to 
[ 3( )1, 6
4( ( 2 ) (2 ))( )
]
2( )
c L d doxP v v v vc cons gdt gdt gst gstK dt dt
d dv v v v v v v v vgdt gdt gdt gst gst gst gdt gst gbtdt dt
v vgdt gst





In pinch-off saturation, with 0qd = , equation (A4.3.3) reduces to  
( 3 )1, 6
c L doxP v v vc cons gst db sbdt
= − +  (A4.3.3) 
and in cut-off, it becomes 
01,Pc cons =  
 
A4.4 Energy function validation for the gate 
Clairaut’s theorem states that, “If two second order partials are continuous, their derivatives will 
be equal”. The same theorem can be used to check the equality of second order partial and verify 
the existence of an energy function for the conserved power.  
 
Using equation (4.18), the conserved first order gate power is given by 
2(3( 1) ( )1, 1 23 ( )
2 ( 2 ) 2 (2 ) )
c L doxP i v v K v v vg cons g gb gb gb gdt gstdtK v vgdt gst
d dv v v v v v v vgdt gdt gdt gst gst gdt gst gstdt dt
= = − +
+
+ + + +
 (A4.4.1) 




E dv E Edv dvE dv g gb g gdb sbPg cons v dt v dt v dt v dtgb db sb
∂ ∂ ∂∂
= = + +
∂ ∂ ∂ ∂  (A4.4.2) 
Comparing (A4.4.1) and (A4.4.2), the derivatives of the gate energy with respect to voltages give 
2 (2 )
23( )
E c Lv v v vg ox gbt gst gdt gst




  (A4.4.3) 
2 ( 2 )
23( )
E c Lv v v vg ox gbt gdt gdt gst




  (A4.4.2) 
22( )1 (6 )
26 ( )




  (A4.4.3) 
As mentioned earlier, an energy function exists if and only if the second order partials of (A4.4.3)-
(A4.4.5) are equal. Comparing (A4.4.3)-(A4.4.5)  
( ) ( )
E Eg g
v v v vsb gb gb sb
∂ ∂∂ ∂
≠
∂ ∂ ∂ ∂  
( ) ( )
E Eg g
v v v vdb gb gb db
∂ ∂∂ ∂
≠
∂ ∂ ∂ ∂  
It is found that the partials are not equal, and hence an energy function does not exist for gate 
alone. 
 
A4.5 Energy function validation for the channel 
In equation (A3.3), the conserved channel power is given by 
[ 3( )1, 6
4( ( 2 ) (2 ))( )
]
2( )
c L d doxP v v v vc cons gdt gdt gst gstK dt dt
d dv v v v v v v v vgdt gdt gdt gst gst gst gdt gst gbtdt dt
v vgdt gst







Taking a similar approach as in A4.4, the conserved power in terms of energy can be written as  
1,




  (A4.5.2) 




 can be solved to get 
2(3( ) 4 (2 )
26( )
c Lv v v v v vE ox gst gdt gst gbt gdt gstc
v v vsb gdt gst




2(3( ) 4 ( 2 )
26( )
c Lv v v v v vE ox gdt gdt gst gbt gdt gstc
v v vdb gdt gst




3 2 2(3( ) 4 ( 4 )
26 ( )
c L v v v v v v vE ox gdt gst gbt gdt gdt gst gstc
v K v vgb gdt gst




Taking partials and comparing (A4.5.3)-(A4.5.5) 
( ) ( )
E Ec c
v v v vsb gb gb sb
∂ ∂∂ ∂
≠
∂ ∂ ∂ ∂  
( ) ( )
E Ec c
v v v vdb gb gb db
∂ ∂∂ ∂
≠
∂ ∂ ∂ ∂  
It is found that the partials are not equal. Hence an energy function does not exist for the channel 
alone. 
 
A4.6 Energy function validation for combination of the gate and the channel  
In this appendix, an energy function is validated for the combination of the gate and the 
conserved component of the channel power. In equation (4.17), the total first order conserved 
power is given by  
1, 1,P P Pcons c cons g cons= +   (A4.6.1) 
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In terms of energy, the total power can be written as 
( ) ( ) ( )
E dv E EE E dv E dvg gb g gc c db c sbPcons v v dt v v dt v v dtgb gb db db sb sb
∂ ∂ ∂∂ ∂ ∂
= + + + + +
∂ ∂ ∂ ∂ ∂ ∂
 (A4.6.2) 
which can be solved to get 'dE s
dv




( , , ) ; , ,




  (A4.6.3) 
The second order partials are now compared for the validation of an energy function as done in 
previous sections. 




c Lv v v v v vE ox gst gdt gst gbt gdt gst
v v vsb gdt gst
c Lv v v vox gbt gst gdt gst
v vgdt gst







2(3( ) 4 ( 2 )
26( )
2 ( 2 )
23( )
c Lv v v v v vE ox gdt gdt gst gbt gdt gst
v v vdb gdt gst
c Lv v v vox gbt gdt gdt gst
v vgdt gst







22( )1 (6 )
26 ( )
3 2 2(3( ) 4 ( 4 )
26 ( )
v vE gdt gstc Lvox gbtv K v vgb gdt gst
c L v v v v v v vox gdt gst gbt gdt gdt gst gst








( ) ( )E E
v v v vsb gb gb sb
∂ ∂ ∂ ∂
=




( ) ( )E E
v v v vdb gb gb db
∂ ∂ ∂ ∂
=
∂ ∂ ∂ ∂   (A4.6.8) 
( ) ( )E E
v v v vsb db db sb
∂ ∂ ∂ ∂
=
∂ ∂ ∂ ∂   (A4.6.9) 
The results (A4.6.7)-(A4.6.9) show that the partials are equal. It also confirms that an energy 
function exists and can be derived using the conserved components of the gate and the channel 
power. 
 
A4.7 Energy Function 
It should be pointed out here again that an energy function is possible if and only if 
• The dependence of Abulk on vsb is ignored 
• The bulk charge has a linear dependence on vcb and 
• The gate power is included with the conserved component of the channel power to 
compute the total conserved power.  
 
The existence of an energy function was validated in appendix A4.6, which can be evaluated by 
solving the partial differentials using  
( , , ) ; , ,




  (A4.7.1) 
This method however, is a little cumbersome as it involves lots of algebra. A simple solution is 
possible by separating the gate power into two components. 
1, 1 1 0 1 0P i v i v i vg cons g gb g gbt g t= = +   (A4.7.2) 
where 0 0v v vgbt gb t= − and 1 0i vg t can be considered as the threshold power. In terms of energy, 
the gate power becomes 
0 0 0( ) ( ) ( )1,
dE dv dE dEdE dE dv dE dvgbt gb gbt gbtt t db t sbPg cons dv dv dt dv dv dt dv dv dtgb gb db db sb sb
= + + + + +  (A4.7.3) 
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where 0Et  is the threshold energy function and Egbt is the rest of the energy. Equation (A4.7.1) 
now can be rewritten as 
0( , , ) ; , ,
EE EE gbtc tv v v j g s dgb sb dbv v v vjb jb jb jb
∂∂ ∂∂
= + + =
∂ ∂ ∂ ∂
 (A4.7.4) 




is the same, the separation of the threshold component makes it possible to 












. These two energy functions can then be combined to find the total energy function.  
 
Threshold Energy Function (Et0) Calculation: 
From (A7.2) and (A7.3), the threshold power can be written as 
0 0 0
1 0
vE E v E vgbt t db t sbi vg t v t v t v tgb db sb
∂∂ ∂ ∂ ∂ ∂
= + +
∂ ∂ ∂ ∂ ∂ ∂
      (A4.7.5) 
where 1ig is the gate current given by (A3.3.6). Since 0vt  is constant, the threshold energy 
function is given by  
0 1 0 0E i v dt Q vt g t g t= =∫          (A4.7.6) 
where Qg is the gate charge and is given in the Table 4.2.  
 
Energy Function Ecgbt Calculation: 
Leaving the threshold terms, equation (A4.7.4) reduces to  
( , , ) ; , ,




  (A4.7.7) 













  (A4.7.8) 
1 ( )
2




  (A4.7.9) 
1 ( )
2




  (A4.7.10) 
Taking partials of (A4.7.8)-(A4.7.10) 
0 0( ) ( )
E Et t
v v v vsb gb gb sb
∂ ∂∂ ∂
=
∂ ∂ ∂ ∂   (A4.7.11) 
0 0( ) ( )
E Et t
v v v vdb gb gb db
∂ ∂∂ ∂
=
∂ ∂ ∂ ∂   (A4.7.12) 
0 0( ) ( )
E Et t
v v v vsb db db sb
∂ ∂∂ ∂
=
∂ ∂ ∂ ∂  (A4.7.13) 
The results (A4.7.11) - (A4.7.13) show that the partial derivatives are equal and an energy 
function also exist for the sum of the remaining gate and channel components. This energy 
function Ecgbt is then calculated solving the partial differentials with three independent variables 
, ,v v vgb sb db  respectively. 
 
Solving with respect to the gate potential 
( , )1
1 2( ) ( , )0 0 0 12
EcgbtE dv E v vcgbt gb sb dbvgb




= − − +
 (A4.7.14) 




1 12 ( , )24 2
EcgbtE dv E v vcgbt db gb sbvdb






Solving with respect to the source potential 
( , )3
1 12 ( , )0 34 2
EcgbtE dv E v vcgbt sb gb dbvsb






Comparing and combining equations (A4.7.14)-(A4.7.16), the energy function reduces to 
1 2 2 2 2(( 1)( ) ( ) ( ) )0 04
E c L K v v v v v vcgbt ox db sb gbt db gbt sb= − + + − + −  (A4.7.17) 
The total energy function can now be determined using 
0E E Ecgbt t= +  (A4.7.18) 
1 2 2 2 2{( 1)( ) ( ) ( ) }0 0 04
E c L K v v v v v v Q vox db sb gbt db gbt sb g t= − + + − + − +  (A4.7.19) 
In pinch-off saturation region, as 0qd = equation (A4.7.19) becomes  
2
1 0 2 2{( 1)( ) ( ) }0 , 04
vgbtE c L K v v v Q vox sb gbt sb g sat tK
= − + + − +  (A4.7.20) 
where ,Qg sat is the gate charge at the saturation and is given by  ( )3
vgstc L v v vox gb fb sb K
φ− − − −  
and in the cutoff, the energy function reduces to 
1 ( 1)2( )0 , 02
KE c L v Q vox gbt g off tK
−
= +  
where ,Qg off is the gate charge at the cutoff and is given by  
0( )
vgbtc L v vox gb fb K






APPENDIX 5: CAPACITORS FOR EQUIVALENT CIRCUIT 
 
This appendix describes the derivation of a reciprocal capacitance plus some extra term that was 
used to represent the MOSFET using an equivalent circuit in section 5.3. Tables [5.3-5.5] showed 
that the MOSFET does not have reciprocal capacitances as C Cji ij≠ . However, these non-
reciprocal capacitances can still be used to represent reciprocal capacitors plus the difference 
term using Lim-Fossum [6.1] terminal current equation as 
d di C v C vij ji i ij jdt dt
= −          (A5.1) 
where iij is the current at i
th terminal due to the variation in jth terminal. Substituting equation 
(A5.1) to find the current at the drain terminal due to the variation at the gate 
d di C v C vdg gd db dg gbdt dt
= −         (A5.2) 
where Cgd are Cdg are gate to drain and drain to gate capacitances. Equation (A5.2) can also be 
written as 
( )
( ) ( )
d d d di C v C v C v C vdg dg d dg d gd d dg gdt dt dt dt
d d d dC v C v C v C vdg d dg g gd d dg ddt dt dt dt
d dC v C C vdg dg gd dg ddt dt
= − + −
= − + −
= + −
     (A5.3) 
The current at the drain terminal due to the variation at the source is given by 
( ) ( )d di C v C C vds ds ds sd ds ddt dt
= + −
       (A5.4) 
Similarly, drain current due to the variation at the substrate is given by 
( ) ( )d di C v C C vdb db d bd db ddt dt
= + −
       (A5.5) 
Equations (A5.3 - A5.5) are combined to get the first order drain current as 
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1i i i id dg db ds= + +          (A5.6) 
( )1
d d d di C v C v C v C C C C C C vd dg dg db db ds ds gd dg bd db sd ds ddt dt dt dt
= + + + − + − + −
 (A5.7) 
The drain current can also be represented using 
1
d d d di C v C v C v C vd dd d dg g ds s db bdt dt dt dt
= − − −       (A5.8) 
which can be expanded as  
( )1
d d d di C C C v C v C v C vd db dg ds d dg g ds s db bdt dt dt dt
d d dC v C v C vdb db ds ds dg gddt dt dt
= + + − − −
= + +     (A5.9) 
Equations (A5.7) and (A5.9) represents the same first order drain current, which is ture, if and 
only if  
( ) ( ) 0dC C C C C C vgd dg bd db sd ds ddt
− + − + − =       (A5.10) 
Using capacitance table [5.3 – 5.5] 
 
( ) ( )
( )
12 2
C C C Cbd db sd dsC Cgd dg k k
− −
− = = −
+
      (A5.11) 
Substituting these values into equation (A5.10) and solving  
( ) ( )
( )21 12 2
( ) ( ) ( ) ( )2 2 0
1 2
C C C Csd ds sd dsk C Csd dsk k
C C k C C C C k C Csd ds sd ds sd ds sd ds
k
− −
− − + −
+ +
− − − − + − + −
=
+
    (A5.12) 
which shows that Lim-Fossum representation of the first order drain current with equation (A5.2) 
is correct as long as the condition (A5.10) is met. The first order drain current used in equation 
(A5.2) and highlighted in (A5.13)  
d d d di C v C v C v C vdg gd d dg d dg d dg gdt dt dt dt
= + − −




can also be represented using
 
( )
d d d di C v C v C v C vdg gd d gd g gd g dg gdt dt dt dt
d dC v C C vgd dg gd dg gdt dt
= + − −
= + −
     (A5.14) 
( )d di C v C C vds sd ds sd ds sdt dt
= + −        (A5.15) 
( )d di C v C C vdb bd db bd db bdt dt
= + −        (A5.16) 
Equations (A5.14 – A5.16) can again be combined to find the total first order drain current as 
1i i i id dg ds db= + +
         
(A5.17) 
which is represented in section [5.3] in the form 
1
( ) ( ) ( )
d d di C v C v C vd bd db sd ds gd dgdt dt dt
d d dC C v C C v C C vgd dg g sd ds s bd db bdt dt dt
= + +
+ − + − + −







A6.1 Total dissipative power 
The instantaneous MOS power can be estimated using 
0 1 1 1P P P P Pc g d s= + + +  (A6.1) 
where 
0 0P I vc c ds=  
1 1 1,P i v Pg g db g cons= =  
1 1 1, 1,P i v P Pd d db d cons d diss= = +   (A6.2) 
1 1 1, 1,P i v P Ps s db s cons s diss= = +  (A6.3) 
and the total conserved power is given by 
1, 1,P P Pcons c cons g cons= +    
The derivation of the energy function from Pcons proves that there is no net energy loss from the 
conserved components. This is only possible when 
1, 1,P Pg cons c cons= −  (A6.4) 
From (A6.1), (A6.2), (A6.3) and (A6.4), it can be shown that the average MOS dissipative power 
can be written as 





A7.1 BSIM Bulk Parameter (Abulk) 
A non-zero drain to source potential makes the depletion width non-uniform along the channel. 
This non uniform depletion width which causes the threshold voltage to vary along the channel is 
known as the bulk charge effect, and is represented in the BSIM capacitive model using the bulk-
charge coefficient Abulk. In order to account for the short-channel, narrow-width and many other 






that has been used in our 
equations. In the BSIM model, the bulk charge coefficient is expressed as 
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A7.2 Energy function verification due to vsb dependence of Abulk  
The existence of an energy function was validated in Appendix A4 ignoring the dependence of 
Abulk on vsb . In this appendix, we present a proof that the dependence of the BSIM Abulk  
parameter on vsb  fails to give an energy function for all of the conserved components and leads 
to an absolute error in first order power. As mentioned in Chapter 7, though it is not 
straightforward to separate the conserved and the dissipative power components in the BSIM 
model due to the channel charge partition, it can still be shown that an energy function is never 
possible (from all of the conserved components) when Abulk has a non-linear dependence on the 
source potential. 
 
Total first order conserved power 1,P cons is given by equation (4.21) as  
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1, 1, 1,P P Pcons c cons g cons= +   (A7.2.1) 
where 1,Pc cons is the first order conserved channel power, and 1,Pg cons  is the first order 
conserved gate power. For the energy function verification, instead of using solutions from 
equations (4.16) and (4.18), the conserved powers are recalculated by making the threshold 
voltage ( vt ) and bulk charge coefficient ( Abulk ) dependent on vsb , such that the first order time 
derivatives for vt  becomes 
( ) ( ( ) 1)d dv v Abulk v vt sb sb sbdt dt
= −        (A7.2.2) 
where ( ) 1( 2 2 )0v v v K vt sb t f sb fφ φ= + + − and 
1( ) 1
2 2




and the first order time derivative for ( )Abulk vsb  expands to 
( ) ( ( ) 1)
2(2 )
d vd sbdtAbulk v Abulk vsb sbdt vf sbφ
⎛ ⎞
⎜ ⎟




The conserved gate power can now be evaluated using equation (A4.4.1). The source potential 
dependence of Abulk , which was ignored initially to make 1 2Abulk k= + , however is included in 
the new conserved gate power estimation. 
2 2( ( )(2 )( )1, ( )
2 2 3 2( )(2 )( ) 6 ( )
2 2( ) 2 (3 ( ) 2 (
d dP c L v v v v v vg cons ox gdt gst gdt gst gb gstdt dtAbulk vsb
d d dAbulk v v v v v v Abulk v v vgdt gst gdt gst gb gst gb gdt gstdt dt dt
d dv v v Abulk v v v v v vgb gst t gb gdt gst gdt gdt gdtdt dt
φ
= − − + − +
− + − + +
− − + − + − 2 )
3 22 (2 )( )) / 6 ( ) ( )
vgst
dv v v v v v v Abulk v v v v vgst gst gdt gst gb gst t gdt gst gb gst tdt
φ φ
+ −
+ − − + + − − +
 (A7.2.4) 
Similarly, including vsb  dependence of Abulk  for the first order conserved channel power as in 
Appendix A4.3, 1,Pc cons becomes 
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1 ( (( )( (3 5 )1, 2( ) 6 ( )
(3 ) ) 4 ( ( 2 )
(2 ) )( ))
dP c v v v v v vc cons ox gdt gst gdt gdt gdt gstdtAbulk v Abulk v vsb gdt gst
d dv v v v Abulk v v v vgst gdt gst gst gdt gdt gdt gstdt dt
dv v v v v v vgst gdt gst gst gst t gbdt
= − +
+
+ + + +
+ + + −
 (A7.2.5) 
Equations (A7.2.4) and (A7.2.5) can now be combined to get the new first order conserved power 
1, ( )
P cons Abulk vsb
 that includes the dependence of Abulk  on vsb  . In terms of energy, the new 
first order conserved power can be represented as:  
( ) ( ) ( )1, ( )
E dv E EE E dv E dvg gb g gc c db c sbP cons v v dt v v dt v v dtAbulk v gb gb db db sb sbsb
∂ ∂ ∂∂ ∂ ∂
= + + + + +
∂ ∂ ∂ ∂ ∂ ∂
 (A7.2.6) 
which can be solved to get ( , , )
EEE gc where j g d s








Finally the second order partials can be checked for the validation of energy function as done in 
previous sections. 
( ) ( )E E
v v v vdb gb gb db
∂ ∂ ∂ ∂
=
∂ ∂ ∂ ∂   (A7.2.7)  
( ) ( )E E
v v v vsb gb gb sb
∂ ∂ ∂ ∂
≠
∂ ∂ ∂ ∂   (A7.2.8) 
( ) ( )E E
v v v vdb sb sb db
∂ ∂ ∂ ∂
=
∂ ∂ ∂ ∂   (A7.2.9) 
 
From (A7.2.7) to (A7.2.9), it can be seen that the second order partials are not equal due to vsb  
dependence. This verifies that the BSIM capacitive model has no energy function for all of the 
conserved components. The difference results in extra dissipation in the channel that has no 
physical significance and is given by 
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( ) ( )1, 1, 1, 1, 1,( 0) ( 0)
P P P P Pcons c cons g cons c cons g consExtra Abulk v Abulk vsb sb




A7.3 BSIM current and charge equations 
The gate, bulk, drain and source charges are given by [6.4] 
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( )Q Q Q Qs g b d= − + +  
The currents can then be derived from the time derivatives of the charges using  
,








di Qsb B sdt
=  
where ,igb B , ,idb B  
 and ,isb B are first order BSIM gate, drain and source currents respectively. 
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